# **CHAPTER 10 – HOMEWORK SOLUTIONS**

## Problem 10.1-01

Plot the analog output versus the digital word input for a three-bit D/A converter that has  $\pm 1$  LSB *DNL* and  $\pm 1$  LSB *INL*. Assume an arbitrary analog full-scale value.

#### Solution

Below is a characteristic of a 3-bit DAC. The shaded area is not permitted in order to maintain  $\pm 1$  LSB *INL*.



## Problem 10.1-02

Repeat the above problem for  $\pm 1.5$  LSB *DNL* and  $\pm 0.5$  LSB integral linearity.

## <u>Solution</u>

The shaded area is not permitted in order to maintain  $\pm 0.5$  LSB *INL*. Note that the *DNL* cannot exceed  $\pm 1$  LSB.



Repeat Prob. 1, for  $\pm 0.5$  LSB differential linearity and  $\pm 1.5$  LSB integral linearity.

# <u>Solution</u>

The shaded area is not permitted in order to maintain  $\pm 1.5$  LSB *INL*.



The transfer characteristics of an ideal and actual 4-bit digital-analog converter are shown in Fig. P10.1-4. Find the ±INL and ±DNL in terms of LSBs. Is the converter monotonic or not?



**Solution** 

INL: +1LSB, -2.5LSB, DNL: +1.5LSB, -2LSB, the converter is not monotonic.

Problem 10.1-05

A 1V peak-to-peak sinusoidal signal is applied to an ideal 10 bit DAC which has a  $V_{REF}$  of 5V. Find the SNR of the digitized analog output signal.).

## <u>Solution</u>

A 1V peak sinusoideal signal is applied to an ideal 10 bit DAC which has a  $V_{REF}$  of 5V. Find the SNR of the digitized analog output signal.

<u>Solution</u>

The  $SNR_{max} = 6.02$ dB/bit x 10bits + 1.76dB = 61.96dB

The maximum output signal is 2.5V peak. Therefore, the 1V peak signal is 7.96dB smaller to give a *SNR* of the digitized analog output as 61.96-7.96 = 54dB

$$\therefore$$
 SNR = 54dB

How much noise voltage in rms volts can a 1V reference voltage have and not cause errors in a 14-bit D/A converter? What must be the fractional temperature coefficient (ppm/°C) for the reference voltage of this D/A converter over the temperature range of 0°C to 100°C?

#### <u>Solution</u>

The rms equivalent of a 1V reference voltage is  $\frac{1}{2\sqrt{2}}$  V. Multiplying by  $\frac{1}{2^{14}}$  gives

Rms noise =  $\frac{1}{2\sqrt{2} \cdot 2^{14}}$  = 21.6µV(rms)  $\rightarrow$  Rms noise = 21.6µV

To be within  $\pm 0.5LSB$ , the voltage change must be less than or equal to  $2^{-15}$ .

:. ppm/C° = 
$$\frac{\frac{\Delta V}{V}}{\Delta T} = \frac{\frac{2^{-15}}{1}}{100C^{\circ}} = \frac{1}{2 \cdot 16,384 \cdot 100} = 0.3052 \text{ppm/C}^{\circ} \rightarrow 0.3052 \text{ppm/C}^{\circ}$$

#### Problem 10.1-07

If the quantization level of an analog-to-digital converter is  $\Delta$ , prove that the rms quantization noise is given as  $\Delta/\sqrt{12}$ .

#### <u>Solution</u>

Assume the quantizer signal appears as follows.



Find  $I_0$  in terms of  $I_1$ ,  $I_2$ ,  $I_3$ , and  $I_4$  for the circuit shown. Solution

$$I_{OUT} = I_0$$

:.

 $I_1$  sees *R* to the right and *R* to the left so that  $I_{OUT} = \frac{I_1}{2}$ 



 $I_2$  requires the use of Norton's theorem to see the results.



Repeating the above process for  $I_8$  will give  $I_{OUT} = I_{OUT} = \frac{I_3}{8}$ 

A digital-analog converter uses the binary weighted current sinks shown.  $b_1$  is the MSB and  $b_N$  is the LSB.

a.) For each individual current sink, find the tolerance in  $\pm$ percent necessary to keep INL less than  $\pm 0.5$ LSB if N = 4 assuming all other bits are ideal.

b.) Considering the influence of all current sinks, what is the worst case tolerances in ±percent for each sink?

**Solution** 

or

a.) An LSB =  $\frac{I}{2^N}$ , therefore each sink must have the accuracy of ±0.5 LSB =  $\frac{\pm I}{2^{N+1}} = \frac{I}{32}$ . I/2:  $\frac{I}{2} \pm \frac{I}{2^{N+1}} = \frac{I}{2} \pm \frac{I}{32} = \frac{I}{2} \left( 1 \pm \frac{1}{16} \right) \Rightarrow$ Tolerance of  $\frac{I}{2} = \frac{\pm 1}{16} \times 100\% = \frac{\pm 100}{16}\% = \pm 6.25\%$ I/4:  $\frac{I}{4} \pm \frac{I}{32} = \frac{I}{4} \left( 1 \pm \frac{1}{8} \right) \Rightarrow$ Tolerance of  $\frac{I}{4} = \frac{\pm 1}{8} \times 100\% = \frac{\pm 100}{8}\% = \pm 12.5\%$ Similarly, the tolerance of *I*/8 and *I*/16 are  $\pm 25\%$  and  $\pm 50\%$  respectively. The tolerance of the ith current sink =  $\frac{2^{i-N}}{2} \times 100\%$ 

b.) In this case, assume that all errors add for a worst case approach. Let this error be x. Therefore we can write,

$$\left(\frac{I}{2} + x\right) + \left(\frac{I}{4} + x\right) + \left(\frac{I}{8} + x\right) + \left(\frac{I}{16} + x\right) \le \left(\frac{I}{2} + \frac{I}{4} + \frac{I}{8} + \frac{I}{16}\right) + \frac{I}{32}$$
$$\left(\frac{I}{2} + \frac{I}{4} + \frac{I}{8} + \frac{I}{16}\right) + 4x \le \left(\frac{I}{2} + \frac{I}{4} + \frac{I}{8} + \frac{I}{16}\right) + \frac{I}{32} \implies x = \frac{I}{4 \cdot 32} = \frac{I}{128}$$

Thus the tolerances of part a.) are all decreased by a factor of 4 to give  $\pm 1.5625\%$ ,  $\pm 3.125\%$ ,  $\pm 6.25\%$ , and  $\pm 12.5\%$  for I/2, I/4, I/8, and I/16, respectively.

$$\frac{I}{2} \Rightarrow \pm 1.5625\%, \frac{I}{4} \Rightarrow \pm 3.125\%, \frac{I}{8} \Rightarrow \pm 6.25\% \text{ and } \frac{I}{16} \Rightarrow \pm 12.5\%$$
  
The tolerance of the ith current sink =  $\frac{2^{i-N}}{2N} \times 100\%$ 



A 4-bit, binary weighted, voltage scaling digital-to-analog converter is shown. (a.) If  $R_0 = 7R/8$ ,  $R_1 = 2R$ ,  $R_2 = 4R$ ,  $R_3 = 8R$ ,  $R_4 = 16R$ , and  $V_{OS} = 0V$ , sketch the digital-analog transfer curve on the plot on the next page. (b.) If  $R_0 = R$ ,  $R_1 = 2R$ ,  $R_2 = 4R$ ,  $R_3 = 8R$ ,  $R_4 = 16R$ , and  $V_{OS} = (1/15)V_{REF}$ , sketch the digital-analog



transfer curve on the plot shown. (c.) If  $R_0 = R$ ,  $R_1 = 2R$ ,  $R_2 = 16R/3$ ,  $R_3 = 32R/5$ ,  $R_4 = 16R$ , and  $V_{OS} = 0V$ , sketch the digital-analog transfer curve on the previous transfer curve. For this case, what is the value of DNL and INL? Is this D/A converter monotonic or not?

**Solutions** 

(a.) 
$$v_{out} = R_0 \left( \frac{b_1}{R_1} + \frac{b_2}{R_2} + \frac{b_3}{R_3} + \frac{b_4}{R_4} \right) V_{REF} = \frac{7}{8} \left( \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right) V_{REF}$$
  
 $v_{out} = \left( \frac{7}{16} + \frac{7}{24} + \frac{7}{64} + \frac{7}{128} \right) V_{REF} = \frac{7}{8} \text{ x ideal characteristic}$ 

(b.) The equivalent circuit is given as shown.

$$R_{eq} = \frac{R}{b_{1} + b_{2} + b_{3} + b_{4} + b_{6}}$$

$$v_{out} = \frac{R_{0}}{R_{eq}}(V_{REF}+V_{OS}) + V_{OS}$$

$$v_{out} = \left(\frac{b_{1}}{2} + \frac{b_{2}}{4} + \frac{b_{3}}{8} + \frac{b_{4}}{16}\right)(V_{REF}-V_{OS}) + V_{OS}$$

$$v_{out} = \left(\frac{b_{1}}{2} + \frac{b_{2}}{4} + \frac{b_{3}}{8} + \frac{b_{4}}{16}\right)\left(\frac{16V_{REF}}{15}\right) + \frac{V_{REF}}{15}$$

$$\therefore \quad \text{Gain error of 1/16 and offset of } V_{REF}/15.$$
(c.)  $v_{out} = R_{0}\left(\frac{b_{1}}{R_{1}} + \frac{b_{2}}{R_{2}} + \frac{b_{3}}{R_{3}} + \frac{b_{4}}{R_{4}}\right)V_{REF} = \left(\frac{b_{1}}{2} + \frac{3b_{2}}{16} + \frac{5b_{3}}{32} + \frac{b_{4}}{16}\right)V_{REF}$ 

$$= \left(\frac{16b_{1}}{32} + \frac{12b_{2}}{32} + \frac{5b_{3}}{32} + \frac{2b_{4}}{32}\right)V_{REF} \rightarrow \text{Used to generate the plot on the next page}$$

$$\therefore \quad INL = +0.5LSB \text{ and } -1.0LSB \quad DNL = +0.5LSB \text{ and } -1.5LSB$$

$$This DAC is not monotonic.$$



## Problem 10.2-3 - Continued



A 4-bit digital-to-analog converter characteristic using the DAC of Fig. P10.2-3 is shown in Fig. P10.2-4. (a.) Find the *DNL* and the *INL* of this converter. (b.) What are the values of  $R_1$  through  $R_4$ , that correspond to this input-output characteristic? Find these values in terms of  $R_0$ .



Figure P10.2-4

## <u>Solution</u>

(a.) INL = +0.5LSB and -2.0 LSB, DNL = +0.5LSB and -1.5LSB.

(b.) Note that  $v_{OUT}$  can be written as,

$$v_{OUT} = -R_0 \left[ \frac{b_0}{R_1} + \frac{b_1}{R_2} + \frac{b_2}{R_3} + \frac{b_3}{R_4} \right] V_{REF}$$
  
For 0001,  $|v_{OUT}| = \frac{V_{REF}}{16} \rightarrow R_4 = 16 R_0$ . For 0010,  $|v_{OUT}| = \frac{5V_{REF}}{32} \rightarrow R_3 = \frac{32}{5} R_0$ .  
For 0100,  $|v_{OUT}| = \frac{3V_{REF}}{16} \rightarrow R_2 = \frac{16}{3} R_0$ . For 1000,  $|v_{OUT}| = \frac{V_{REF}}{2} \rightarrow R_1 = 2 R_0$ 

For the DAC of Fig. P10.2-3, design the values of  $R_1$  through  $R_4$  in terms of  $R_0$  to achieve an ideal 4-bit DAC. What value of input offset voltage,  $V_{OS}$ , normalized to  $V_{REF}$  will cause an error? If the op amp has a differential voltage gain of

$$A_{vd}(s) = \frac{10^6}{s^{\circ} + ^{\circ}100}$$

at what frequency or rate of conversion will an error in conversion occur due to the frequency response of the op amp? Assume that the rate of application of digital words to be converted is equivalent to the application of a sinusoidal signal of equivalent frequency.

#### **Solution**

The values of the resistors are  $R_1 = 2R_0$ ,  $R_2 = 4R_0$ ,  $R_3 = 8R_0$ , and  $R_4 = 16R_0$ . A model for the input offset voltage influence on the DAC is shown. The output voltage is,

$$v_{OUT} = -\frac{R}{R_{EQ.}} V_{REF} + \left(\frac{R + R_{EQ.}}{R_{EQ.}}\right) V_{OS}$$
  
We see that the largest influence of  $V_{OS}$  is when  $R_{EQ.}$ 

We see that the largest influence of  $V_{OS}$  is when  $\kappa_{EQ}$ . is minimum which is  $R_1 ||R_2||R_3||R_4 = (16/15)R$ .

$$\therefore \qquad \left(1 + \frac{15}{16}\right) V_{OS} \le 0.5 \text{LSB} = \frac{1}{32} V_{REF}$$
$$\frac{V_{OS}}{V_{REF}} \le \left(\frac{1}{32}\right) \left(\frac{16}{31}\right) = \frac{1}{62} = \underline{0.01613}$$



For the maximum conversion rate, the worst case occurs when the loop gain is smallest. The loop gain is given as

$$LG = -\left(\frac{R_{EQ.}}{R + R_{EQ.}}\right)A_{vd}$$

Which is minimum when  $R_{EO.} = (16/15)R$ . The ideal output normalized to  $V_{REF}$  is,

$$\frac{V_{OUT}(\text{ideal})}{V_{REF}} = -\left(\frac{R}{R_{EQ}}\right) = -\frac{15}{16}$$

The actual output normalized to  $V_{REF}$  is,

$$\frac{v_{OUT}(\text{actual})}{V_{REF}} = \frac{-\frac{A_{vd}R}{R + R_{EQ}}}{1 + \frac{A_{vd}R_{EQ}}{R + R_{EQ}}} = \frac{-\frac{15}{31}}{\frac{1}{A_{vd}} + \frac{16}{31}} = \frac{-\frac{15}{31}}{\frac{1}{10^6} + \frac{16}{31}}$$

where we have assumed that  $\omega >> 100$  rads/sec which gives  $A_{vd}(s) \approx 10^6/s$ .

An error occurs when 
$$\left|\frac{v_{OUT}(\text{actual})}{V_{REF}}\right| \ge \frac{15}{16} - \frac{1}{32} = \frac{29}{32}$$
 (Actual is always less than ideal)  
 $\frac{\frac{15}{31}}{\sqrt{\left(\frac{\omega_{\text{max}}}{10^6}\right)^2 + \left(\frac{16}{31}\right)^2}} \ge \frac{29}{32} \rightarrow \left(\frac{16}{31}\right)^2 + \left(\frac{\omega_{\text{max}}}{10^6}\right)^2 \le \left(\frac{15}{31}\right)^2 \left(\frac{32}{29}\right)^2$   
 $\frac{\omega_{\text{max}}}{10^6} \le \sqrt{\left(\frac{15}{31} \times \frac{32}{29}\right)^2 - \left(\frac{16}{31}\right)^2} = 0.1367$ 

## Problem 10.2-05- Continued

$$\therefore \qquad \omega_{\text{max}} \le 0.1367 \text{x} 10^6 \text{ rads/sec.} \rightarrow f_{\text{max}} \le 21.76 \text{ kHz}$$

Note that 21.76 kHz is much greater than 15.9 Hz (100 rads/sec.) so that the approximation used for  $A_{vd}(s)$  is valid.

#### Problem 10.2-06

An 8-bit current DAC is shown. Assume that the full scale range is 1V. (a.) Find the value of *I* if  $R = 1k\Omega$ . (b.) Assume that all aspects of the DAC are ideal except for the op amp. If the differential voltage gain of the op amp has a single pole frequency response with a dc

gain of  $10^5$ . Find the unity gainbandwidth, *GB*, in Hz that gives a worst case conversion time of 2µs. (c.) Again assume that all aspects of the DAC are ideal except for the op amp. The op amp is ideal except for a finite slew rate. Find the minimum slew rate, *SR*, in V/µs that gives a worst case conversion time of 2µs.



Want  $\Delta V/\Delta T = 1V/2\mu s = 0.5V/\mu s$  assuming a  $\Delta V \approx 1V$ .  $\therefore$  SR = 0.5V/\mu s

What is the necessary relative accuracy of resistor ratios in order for a voltage-scaling DAC to have a 8-bit resolution?

#### **Solution**

...

Since the voltage scaling DAC has very small DNL errors, let the 8-bit accuracy requirement be determined by the INL error.

$$INL = 2^{N-1} \frac{\Delta R}{R} \le 0.5 \qquad \rightarrow \qquad \frac{\Delta R}{R} \le \frac{1}{2} \frac{2}{2^N} = \frac{1}{2^N} = \frac{1}{256}$$
$$\boxed{\frac{\Delta R}{R} \le 0.39\%}$$

#### Problem 10.2-08

If the binary controlled switch  $b_1$  of Fig. P10.2-3 is closed at t = 0, find the time it takes the output to achieve its final stage  $(-V_{REF}/2)$  by assuming that this time is 4 times the time constant of this circuit. The differential voltage gain of the op amp is given as

$$A_{vd}(s) = \frac{10^6}{s + 10} \,.$$

<u>Solution</u>

The model show will be used for this solution.

The transfer function for this problem can be written as,

$$\frac{V_{out}(s)}{V_{in}(s)} = -\left(\frac{R_0}{R_1}\right) \frac{\frac{R_1 A_{vd}(s)}{R_1 + R_0}}{1 + \frac{R_1 A_{vd}(s)}{R_1 + R_0}} = -0.5$$
$$\frac{1}{\frac{1.5}{A_{vd}(s)} + 1} \approx -0.5 \frac{1}{\frac{1.5s}{GB} + 1} = -0.5 \left(\frac{0.667 \times 10^6}{s + 0.667 \times 10^6}\right)$$

For a step input of magnitude  $V_{REF}$ , we can write,

$$V_{out}(s) = -0.5 \left( \frac{0.667 \times 10^6}{s + 0.667 \times 10^6} \right) \frac{V_{REF}}{s} = -0.5 \left[ \frac{1}{s} - \frac{1}{s + 0.667 \times 10^6} \right] V_{REF}$$

The inverse Laplace transform gives,

$$v_{out}(t) = -0.5[1 - e^{-0.667 \times 10^6 t}] V_{REF}$$

The time constant of this circuit is  $1/(0.667 \times 10^6) = 1.5 \mu$ s which means that it will take  $6 \mu$ s for the DAC to convert the switch change to the output voltage.

 $\therefore$  <u>Time for conversion = 6µs</u>.



What is the necessary relative accuracy of capacitor ratios in order for a charge-scaling DAC to have 11-bit resolution?

#### <u>Solution</u>

:.

Perfect *DNL* will be impossible to achieve so let us use *INL* to answer the question and see what the *DNL* is based on the *INL*.

$$INL = 2^{N-1} \frac{\Delta C}{C} \le 0.5 \qquad \rightarrow \qquad \frac{\Delta C}{C} \le \frac{1}{2} \frac{2}{2^N} = \frac{1}{2^N} = \frac{1}{2048}$$
$$\boxed{\frac{\Delta C}{C} \le 0.0488\%} \qquad \text{The corresponding } DNL = (2^{N}-1) \frac{\Delta C}{C} \approx \pm 1\text{LSB}$$

For the charge scaling DAC of Fig. 10.2-10, investigate the influence of a load capacitor,  $C_L$ , connected in parallel with the terminating capacitor. (a.) Find an expression for  $v_{OUT}$  as a function of C,  $C_L$ , the digital bits,  $b_i$ , and  $V_{REF}$ . (b.) What kind of static error does  $C_L$  introduce? (c.) What is the largest value of  $C_L/C$  possible before an error is introduced in this DAC?

<u>Solution</u>

$$\begin{array}{c} & & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$$

which introduces a gain error.

(c.) From the previous result, the error term can be written as,

$$\frac{C_L}{2C} \left( \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{8} + \dots + \frac{b_{N-2}}{2^{N-1}} + \frac{b_{N-1}}{2^N} \right) V_{REF} \le \frac{1}{2} \frac{V_{REF}}{2^N} = 0.5 \text{ LSB}$$
$$\frac{C_L}{C} \le \frac{1}{2^N \left( \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{8} + \dots + \frac{b_{N-2}}{2^{N-1}} + \frac{b_{N-1}}{2^N} \right)} \approx \frac{1}{2^N} \text{ when all bits are 1 and } N > 1.$$

Express the output of the D/A converter shown in Fig. P10.2-11 during the  $\phi_2$  period as a function of the digital bits,  $b_i$ , the capacitors, and the reference voltage,  $V_{REF}$ . If the op amp has an offset of  $V_{OS}$ , how is this expression for the output changed? What kind of error will the op amp offset cause?



$$(b_0 = 1)$$

 $b_0 = 0$ : Reverse  $\phi_1$  and  $\phi_2$  to get,

$$v_{OUT} = + \left(\sum_{n}^{i=1} \frac{b_i}{2^i}\right) V_{REF} \quad (b_0 = 0)$$

## Problem 10.2-11 – Continued

 $V_{OS} \neq 0$ :

At  $\phi_2$  we have,

From this circuit, we can write that,

$$C_x(V_{REF} - V_{OS}) = 2^n C(V_{OS} - V_{OS} - V_{OUT})$$

or

$$v_{OUT} = -\frac{C_x}{2^n C} (V_{REF} - V_{OS})$$
  
$$\therefore \qquad \boxed{v_{OUT} = -\left(\sum_{n=1}^{i=1} \frac{b_i}{2^i}\right) (V_{REF} - V_{OS})} \qquad (b_0 = 1)$$

and

$$v_{OUT} = + \left(\sum_{n=1}^{i=1} \frac{b_i}{2^i}\right) V_{REF} - V_{OS}$$
  $(b_0 = 0)$ 

 $\underline{V}_{OS}$  causes a gain error.



Develop the equivalent circuit of Fig. 10.2-11 from Fig. 10.2-10.

## <u>Solution</u>

For each individual capacitor connected only to  $V_{REF}$  we can write,

$$V_{out} = V_{REF} \ \frac{C}{2C}, V_{out} = V_{REF} \ \frac{C}{4C}, V_{out} = V_{REF} \ \frac{C}{8C}, \ \ldots$$

Note that the numerator consists only of the capacitances connected to  $V_{REF}$ . If these capacitors sum up to  $C_{eq}$  then the remaining capacitors must be  $2C - C_{eq}$ . Therefore, we have,



If the tolerance of the capacitors in the 8-bit, binary-weighted array shown in Fig. P10.2-13 is  $\pm 0.5\%$ , what would be the worst case *DNL* in units of *LSBs* and at what transition does it occur?



#### Solution

The worst case *DNL* occurs at the transition form 011111111 to 10000000. +*DNL*:

Ideally,  $v_{OUT} = \frac{C_{eq}}{2C - C_{eq} + C_{eq}} V_{REF}$ . The worst case is found by assuming that all of the  $C_{eq}$  capacitors are maximu and the  $2C - C_{eq}$  capacitors are minimum. However, for the above transition, the maximum, worst case positive step can be written as

Max. step = 
$$v_{OUT}(1000000) - v_{OUT}(01111111) = V_{REF} \left[ \frac{1.005}{2} - \frac{0.995}{2} \left( 1 - \frac{1}{128} \right) \right]$$
  
=  $\frac{V_{REF}}{2} \left[ 1.005 - 0.995 \left( 1 - \frac{1}{128} \right) \right] = \frac{V_{REF}}{2} [1.005 - 0.995(0.9922)] V_{REF}$   
=  $0.008887 V_{REF}$ 

An LSB =  $V_{REF}/256 = 0.003906V_{REF}$  $\therefore$  +DNL =  $\frac{0.008887}{0.003906} - 1 = 2.275 - 1 = 1.275$  LSB

For this case, let the  $C_{eq}$  capacitors be minimum and the 2C- $C_{eq}$  capacitors be maximum. Following the same development as above gives,

Min. step =  $v_{OUT}$  (1000000) -  $v_{OUT}$  (01111111) =  $V_{REF} \left[ \frac{0.995}{2} - \frac{1.005}{2} \left( 1 - \frac{1}{128} \right) \right]$ =  $\frac{V_{REF}}{2} \left[ 0.995 - 1.005 \left( 1 - \frac{1}{128} \right) \right] = \frac{V_{REF}}{2} [0.995 - 1.005 (0.9922)] V_{REF}$ = -0.001074 $V_{REF}$  $\therefore$   $\boxed{-DNL = \frac{-0.001074}{0.003906} - 1 = -0.2750 - 1 = -1.275 \text{ LSB}}$ 

A binary weighted DAC using a charge amplifier is shown. At the beginning of the digital to analog conversion, all capacitors are discharged. If a bit is 1, the capacitor is connected to  $V_{REF}$  and if the bit is 0 the capacitor is connected to ground. a.) Design  $C_X$  to get

$$v_{OUT} = \left(\frac{b_1}{2} + \frac{b_2}{4} + \dots + \frac{b_N}{2^N}\right) V_{REF}$$



b.) Identify the switches by  $b_i$  where i = 1 is the MSB and i = N is the LSB.

c.) Find the maximum component spread (largest value/smallest value) for the capacitors.

d.) Is this DAC fast or slow? Why?

e.) Can this DAC be nonmonotonic?

f.) If the relative accuracy of the capacitors are 0.2% (regardless of capacitor sizes) what is the maximum value of *N* for ideal operation? Solution

a.) Solving for  $v_{OUT}$  gives

$$v_{OUT} = \left(\frac{C}{C_X} + \frac{2C}{C_X} + \dots + \frac{2^{N-1}C}{C_X}\right) V_{REF}, \text{ therefore } \boxed{C_X = 2^N C} \text{ which gives}$$
$$v_{OUT} = \left(\frac{1}{2^N} + \frac{1}{2^{N-1}} + \dots + \frac{1}{2}\right) V_{REF}$$

b.) See schematic for switch identification.

c.) The maximum component spread is  $C_X/C$  which is Max. component spread =  $2^{N^\circ}$ 

- d.) This DAC should be fast because there are no floating nodes.
- e.) Yes, the DAC can be nonmonotonic.

f.) Let  $C_{eq}$  be all capacitors connected to  $V_{REF}$ .  $\therefore \frac{V_{out}}{V_{REF}} = -\frac{C_{eq}}{C_x}$ .

For the worst case, let  $C_{eq}$  be  $C_{eq} + \Delta C_{eq}$  and  $C_x$  be  $C_x - \Delta C_x$  which gives

$$\frac{v_{out}}{V_{REF}} = -\frac{C_{eq} + \Delta C_{eq}}{C_x - \Delta C_x} = -\frac{C_{eq}}{C_x} \left( \frac{1 + \Delta C_{eq} / C_{eq}}{1 - \Delta C_x / C_x} \right) = -\frac{C_{eq}}{C_x} \left( \frac{1 + 0.002}{1 - 0.002} \right) = -\frac{C_{eq}}{C_x} \left( \frac{501}{499} \right)$$
$$\therefore \quad \left| \frac{v_{out}}{V_{REF}} - \frac{v_{out}}{V_{REF}} \right| = \left| -\frac{C_{eq}}{C_x} + \left( \frac{501}{499} \right) \frac{C_{eq}}{C_x} \right| = \frac{2}{499} \frac{C_{eq}}{C_x} \le \frac{1}{2^{N+1}}$$

The largest value of  $C_{eq}/C_x$  is  $(2^{N}-1)/2^{N}$ .  $\therefore \frac{2}{499} \le \frac{2^{N}}{(2^{N}-1)(2^{N}+1)} = \frac{1}{2^{N}} \implies \boxed{N = 7}$ 

(Note that *N* is almost equal to 8.)

A binary weighted DAC using The circuit shown is an equivalent for the operation of a DAC. The op amp differential voltage gain,  $A_{vd}(s)$  is modeled as

$$A_{vd}(s) = \frac{A_{vd}(0) \,\omega_a}{s + \omega_a} = \frac{GB}{s + \omega_a}.$$

a.) If  $\omega_a$  goes to infinity so that  $A_{vd}(s) \approx A_{vd}(0)$ , what is the minimum value of  $A_{vd}(0)$  that will cause a ±0.5 LSB error for an 8-bit DAC?

b.) If  $A_{vd}(0)$  is larger than the value found in a.), what is the minimum conversion time for an 8-bit DAC which gives a ±0.5 LSB error if GB = 1Mhz?

<u>Solution</u>

a.) Model for the circuit:

 $v_{OUT} = -Av_i$ 

$$v_i = \left(\frac{C}{C+C}\right) v_{REF} + \left(\frac{C}{C+C}\right) v_{OUT}$$

and

$$\therefore v_{OUT} = \frac{-A}{2} v_{OUT} - \frac{A}{2} v_{REF} \implies \frac{v_{OUT}}{v_{REF}} = \frac{\frac{-A}{2}}{1 + \frac{A}{2}}$$

Setting the actual gain to -1±0.5LSB gives

$$\frac{-0.5A}{1+0.5A} = -\left(1 - \frac{1}{2}\left(\frac{1}{256}\right)\right) = \frac{-511}{512} \implies -\frac{512A}{2} = -511 - \frac{511A}{2} \implies \frac{A}{2} = 511 \implies A = 1022$$

b.) If  $A_{vd}(s) \approx -GB/s$ , then the s-domain transfer function can be written as

$$\frac{V_{out}(s)}{V_{REF}} = \frac{-GB/2}{s + GB/2} = \frac{-\omega_H}{s + \omega_H} \implies \omega_H = \frac{2\pi \cdot 10^6}{2} = \pi \cdot 10^6$$

The time domain output can be written as

$$v_{out}(t) = -1[1 - e^{-\omega_H t}]V_{REF}$$

Setting  $v_{out}(t) = -1 \pm 0.5$ LSB and solving for the time, *T*, at which this occurs gives

$$-1 + e^{-\omega_H T} = -1 + \frac{1}{512} \implies e^{\omega H T} = 512 \implies \omega_H T = ln(512) \implies T = \frac{6.283}{3.1416 \times 10^6}$$

or

$$T = 1.9857 \mu s$$



A charge-scaling DAC is shown in Fig. P10.2-16 that uses a C-2C ladder. All capacitors are discharged during the  $\phi_1$  phase. (a.) What value of  $C_F$  is required to make this DAC work correctly? (b.) Write an expression for  $v_{OUT}$  during  $\phi_2$  in terms of the bits,  $b_i$ , and the reference voltage,  $V_{REF}$ . (c.) Discuss at least two advantages and two disadvantages of this DAC compared to other types of DACs.

## <u>Solution</u>



(c.) Advantages:

- 1.) Smaller area than binary-weighted DAC.
- 2.) Better accuracy because the components differ by only 2:1.
- 3.) Autozeros the offset of the op amp.

Disadvantages:

- 1.) Has floating nodes and is sensitive to parasitics.
- 2.) Parasitic capacitances at the floating nodes will deteriorate the accuracy.
- 3.) Can be nonmonotonic.
- 4.) Requires a two-phase, non-overlapping clock.

The DAC of Fig. 10.3-1 has m = 2 and k = 2. If the divisor has an incorrect value of 2, express the  $\pm INL$  and the  $\pm DNL$  in terms of *LSBs* and determine whether or not the DAC is monotonic. Repeat if the divisor is 6.

#### <u>Solution</u>

The general form for the output of this DAC is,

$$\frac{v_{OUT}}{V_{REF}} = \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{2k} + \frac{b_3}{4k}$$

$$k = 2$$
:

$$\frac{v_{OUT}}{V_{REF}} = \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{4} + \frac{b_3}{8}$$

The result is:

B0	B1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.12500	0.00000	1.00000	0.00000	1.00000
0	0	1	0	0.12500	0.25000	0.00000	1.00000	0.00000	2.00000
0	0	1	1	0.18750	0.37500	0.00000	1.00000	0.00000	3.00000
0	1	0	0	0.25000	0.25000	0.00000	-3.00000	0.00000	0.00000
0	1	0	1	0.31250	0.37500	0.00000	1.00000	0.00000	1.00000
0	1	1	0	0.37500	0.50000	0.00000	1.00000	0.00000	2.00000
0	1	1	1	0.43750	0.62500	0.00000	1.00000	0.00000	3.00000
1	0	0	0	0.50000	0.50000	0.00000	-3.00000	0.00000	0.00000
1	0	0	1	0.56250	0.62500	0.00000	1.00000	0.00000	1.00000
1	0	1	0	0.62500	0.75000	0.00000	1.00000	0.00000	2.00000
1	0	1	1	0.68750	0.87500	0.00000	1.00000	0.00000	3.00000
1	1	0	0	0.75000	0.75000	0.00000	-3.00000	0.00000	0.00000
1	1	0	1	0.81250	0.87500	0.00000	1.00000	0.00000	1.00000
1	1	1	0	0.87500	1.00000	0.00000	1.00000	0.00000	2.00000
1	1	1	1	0.93750	1.12500	0.00000	1.00000	0.00000	3.00000

:. INL = +3LSB and 0 LSB. DNL = +1LSB and -3LSB. Nonmontonic because DNL < 1LSB.

$$\frac{v_{OUT}}{V_{REF}} = \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{12} + \frac{b_3}{24}$$

The result is on the next page:

B0	B1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.04167	0.00000	-0.33333	0.00000	-0.33333
0	0	1	0	0.12500	0.08333	0.00000	-0.33333	0.00000	-0.66667
0	0	1	1	0.18750	0.12500	0.00000	-0.33333	0.00000	-1.00000
0	1	0	0	0.25000	0.25000	0.00000	1.00000	0.00000	0.00000
0	1	0	1	0.31250	0.29167	0.00000	-0.33333	0.00000	-0.33333
0	1	1	0	0.37500	0.33333	0.00000	-0.33333	0.00000	-0.66667
0	1	1	1	0.43750	0.37500	0.00000	-0.33333	0.00000	-1.00000
1	0	0	0	0.50000	0.50000	0.00000	1.00000	0.00000	0.00000
1	0	0	1	0.56250	0.54167	0.00000	-0.33333	0.00000	-0.33333
1	0	1	0	0.62500	0.58333	0.00000	-0.33333	0.00000	-0.66667
1	0	1	1	0.68750	0.62500	0.00000	-0.33333	0.00000	-1.00000
1	1	0	0	0.75000	0.75000	0.00000	1.00000	0.00000	0.00000
1	1	0	1	0.81250	0.79167	0.00000	-0.33333	0.00000	-0.33333
1	1	1	0	0.87500	0.83333	0.00000	-0.33333	0.00000	-0.66667
1	1	1	1	0.93750	0.87500	0.00000	-0.33333	0.00000	-1.00000

# Problem 10.3-01 – Continued

 $\therefore INL = +0LSB \text{ and } -1 LSB. DNL = +1LSB \text{ and } -0.333LSB. Montonic because DNL}$  $\geq -0.333LSB.$ 

Repeat Problem 10.3-1 if the divisor is 3 and 5. *Solution* 

<i>k</i> =3:	vc	DUT =	$=\left(\frac{b_0}{2}\right)$	$+ \frac{b_1}{4} V_{RI}$	$EF + \left(\frac{b_2}{2} + \right)$	$\left(\frac{b_3}{4}\right)^{V_{REF}}$	$\mathbf{r} = \begin{bmatrix} b_0 & b_1 \\ 2 & + 2 \end{bmatrix}$	$\frac{1}{4} + \frac{b_2}{6} +$	$\frac{b_3}{12} V_{REF}$
B0	B1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.08333	0.00000	0.33333	0.00000	0.33333
0	0	1	0	0.12500	0.16667	0.00000	0.33333	0.00000	0.66667
0	0	1	1	0.18750	0.25000	0.00000	0.33333	0.00000	1.00000
0	1	0	0	0.25000	0.25000	0.00000	-1.00000	0.00000	0.00000
0	1	0	1	0.31250	0.33333	0.00000	0.33333	0.00000	0.33333
0	1	1	0	0.37500	0.41667	0.00000	0.33333	0.00000	0.66667
0	1	1	1	0.43750	0.50000	0.00000	0.33333	0.00000	1.00000
1	0	0	0	0.50000	0.50000	0.00000	-1.00000	0.00000	0.00000
1	0	0	1	0.56250	0.58333	0.00000	0.33333	0.00000	0.33333
1	0	1	0	0.62500	0.66667	0.00000	0.33333	0.00000	0.66667
1	0	1	1	0.68750	0.75000	0.00000	0.33333	0.00000	1.00000
1	1	0	0	0.75000	0.75000	0.00000	-1.00000	0.00000	0.00000
1	1	0	1	0.81250	0.83333	0.00000	0.33333	0.00000	0.33333
1	1	1	0	0.87500	0.91667	0.00000	0.33333	0.00000	0.66667
1	1	1	1	0.93750	1.00000	0.00000	0.33333	0.00000	1.00000

From the above table, INL = +1LSB and -0LSB, DNL = +0.33LSB and -1LSB. The DAC is on the threshold of nonmonotonicity.

<i>k</i> =5:	ve	DUT =	$=\left(\frac{b_0}{2}\right)$	$+ \frac{b_1}{4} V_{RI}$	$EF + \left(\frac{b_2}{2} + \right)$	$\left(\frac{b_3}{4}\right) \frac{V_{REF}}{5}$	$= \left[\frac{b_0}{2} + \frac{b_1}{2}\right]$	$\frac{b_1}{4} + \frac{b_2}{10} + $	$\left[\frac{b_3}{20}\right]V_{REF}$
B0	B1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.05000	0.00000	-0.20000	0.00000	-0.20000
0	0	1	0	0.12500	0.10000	0.00000	-0.20000	0.00000	-0.40000
0	0	1	1	0.18750	0.15000	0.00000	-0.20000	0.00000	-0.60000
0	1	0	0	0.25000	0.25000	0.00000	0.60000	0.00000	0.00000
0	1	0	1	0.31250	0.30000	0.00000	-0.20000	0.00000	-0.20000
0	1	1	0	0.37500	0.35000	0.00000	-0.20000	0.00000	-0.40000
0	1	1	1	0.43750	0.40000	0.00000	-0.20000	0.00000	-0.60000
1	0	0	0	0.50000	0.50000	0.00000	0.60000	0.00000	0.00000
1	0	0	1	0.56250	0.55000	0.00000	-0.20000	0.00000	-0.20000
1	0	1	0	0.62500	0.60000	0.00000	-0.20000	0.00000	-0.40000
1	0	1	1	0.68750	0.65000	0.00000	-0.20000	0.00000	-0.60000
1	1	0	0	0.75000	0.75000	0.00000	0.60000	0.00000	0.00000
1	1	0	1	0.81250	0.80000	0.00000	-0.20000	0.00000	-0.20000
1	1	1	0	0.87500	0.85000	0.00000	-0.20000	0.00000	-0.40000
1	1	1	1	0.93750	0.90000	0.00000	-0.20000	0.00000	-0.60000

From the above table, INL = +0LSB and -0.6LSB, DNL = +0.6LSB and -0.2LSB. The DAC is monotonic.

Repeat Problem 1 if the divisor is correct (4) and the  $V_{REF}$  for the MSB subDAC is  $0.75V_{REF}$  and the  $V_{REF}$  for the LSB subDAC is  $1.25V_{REF}$ .)

## <u>Soluiton</u>

The analog output can be written as,

$$v_{OUT} = \left(\frac{b_0}{2} + \frac{b_1}{4}\right)\frac{3V_{REF}}{4} + \left(\frac{b_2}{2} + \frac{b_3}{4}\right)\frac{5V_{REF}}{4} = \left[\frac{3b_0}{8} + \frac{3b_1}{16} + \frac{5b_2}{32} + \frac{5b_3}{64}\right]V_{REF}$$

B0	B1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.07813	0.00000	0.25000	0.00000	0.25000
0	0	1	0	0.12500	0.15625	0.00000	0.25000	0.00000	0.50000
0	0	1	1	0.18750	0.23438	0.00000	0.25000	0.00000	0.75000
0	1	0	0	0.25000	0.18750	0.00000	-1.75000	0.00000	-1.00000
0	1	0	1	0.31250	0.26563	0.00000	0.25000	0.00000	-0.75000
0	1	1	0	0.37500	0.34375	0.00000	0.25000	0.00000	-0.50000
0	1	1	1	0.43750	0.42188	0.00000	0.25000	0.00000	-0.25000
1	0	0	0	0.50000	0.37500	0.00000	-1.75000	0.00000	-2.00000
1	0	0	1	0.56250	0.45313	0.00000	0.25000	0.00000	-1.75000
1	0	1	0	0.62500	0.53125	0.00000	0.25000	0.00000	-1.50000
1	0	1	1	0.68750	0.60938	0.00000	0.25000	0.00000	-1.25000
1	1	0	0	0.75000	0.56250	0.00000	-1.75000	0.00000	-3.00000
1	1	0	1	0.81250	0.64063	0.00000	0.25000	0.00000	-2.75000
1	1	1	0	0.87500	0.71875	0.00000	0.25000	0.00000	-2.50000
1	1	1	1	0.93750	0.79688	0.00000	0.25000	0.00000	-2.25000

From the above table, INL = +0.75LSB and -3LSB, DNL = +0.25LSB and -1.75LSB. The DAC is not monotonicity.

Find the worst case tolerance of  $x (\Delta x/x)$ in % that will not cause a conversion error for the DAC shown. Assume that all aspects of the DAC are ideal except for x. (Note: that the divisor is 1/x so that x is less than 1.)

#### <u>Solution</u>

The tolerance is only influenced by the bits of the *LSB* DAC. The ideal and actual outputs are given as,

$$v_{out}(\text{ideal}) = x \left[ \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} \right]$$
$$v_{out}(\text{actual}) = (x \pm \Delta x) \left[ \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} \right]$$



$$\therefore \text{ Worst case error} = |v_{out}(\text{actual}) - v_{out}(\text{ideal})| \le 1/2^7 \Rightarrow \Delta x \left[\frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8}\right] \le \frac{1}{2^7} = \frac{1}{128}$$

The tolerance is decreased if all LSB bits are 1. Therefore,

$$\Delta x \left(\frac{7}{8}\right) \le \frac{1}{128} \implies \qquad \Delta x \le \frac{8}{7} \frac{1}{128} = \frac{1}{112}$$

Therefore, the factor *x* can be expressed as,

$$x \pm \Delta x = \frac{1}{8} \pm \frac{1}{112} = \frac{14}{112} \pm \frac{1}{112}$$

The tolerance of x is expressed as

Tolerance of 
$$x = \frac{\pm \Delta x}{x} = \frac{\pm 1}{14} = \pm 7.143\%$$

The DAC of Fig. 10.3-2 has m = 3 and k = 3. Find (a.) the ideal value of the divisor of  $V_{REF}$  designated as x. (b.) Find the largest value of x that causes a 1LSB DNL. (c.) Find the smallest value of x that causes a 2LSB DNL.

#### <u>Solution</u>

a.)  $v_{OUT} = V_{REF} \left[ \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{2k} + \frac{b_3}{4k} \right]$  $\underline{k} = 4$  for ideal behavior.



b.) Let  $v_{OUT}' = v_{OUT}$  when  $k \neq 4$ . Also note that  $\pm 1LSB = 1/16$  when  $v_{OUT}$  is normalized to  $V_{REF}$ .

$$\therefore \qquad \frac{v_{OUT} \cdot v_{OUT}}{V_{REF}} = \pm \frac{1}{16} \\ \left[ \frac{b_0}{2} + \frac{b_1}{4} + \frac{1}{k} \left( \frac{b_2}{2} + \frac{b_3}{4} \right) \right] \cdot \left[ \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{8} + \frac{b_3}{16} \right] = \left( \frac{1}{k} \cdot \frac{1}{4} \right) \left( \pm \frac{b_2}{2} + \frac{b_3}{4} \right) = \pm \frac{1}{16} \\ \left( \frac{4}{k} \cdot 1 \right) (2b_2 + b_3) = \pm 1 \rightarrow \qquad \frac{4}{k} = 1 \pm \left( \frac{1}{2b_2 + b_3} \right) = \frac{2b_2 + b_3 \pm 1}{2b_2 + b_3} \\ \therefore \qquad k = \frac{4(2b_2 + b_3)}{2b_2 + b_3 \pm 1}$$

Try various combinations of  $b_2$  and  $b_3$ :

$$b_2 = 0 \text{ and } b_3 = 1 \qquad \rightarrow \qquad k = \frac{4}{1 \pm 1} = 2, \infty$$
  

$$b_2 = 1 \text{ and } b_3 = 0 \qquad \rightarrow \qquad k = \frac{8}{2 \pm 1} = \frac{8}{3}, 8$$
  

$$b_2 = 1 \text{ and } b_3 = 1 \qquad \rightarrow \qquad k = \frac{12}{3 \pm 1} = 4, 6$$

The smallest, largest value of k that maintains  $\pm 1$ LSB is 6.  $\therefore k = 6$  (k is ideally 4 and the smallest of the maximum values is 6)

c.) For DNL, the worst case occurs from X011 to X100.

$$\therefore \qquad \frac{v_{OUT}(X100) - v_{OUT}(X011)}{V_{REF}/16} - 1 = \pm 2$$

$$\frac{1}{4} - \left(\frac{1}{2k} + \frac{1}{4k}\right) = \frac{1}{16} \pm \frac{2}{16} \rightarrow 4 - \frac{12}{k} = 1 \pm 2 \rightarrow \frac{12}{k} = 3 - (\pm 2)$$

$$k = \frac{12}{3 - (\pm 2)} = 12 \text{ or } 2.4 \qquad \therefore \underline{k} = 2.4$$

Show for the results of Ex. 10.3-2 that the resulting *INL* and *DNL* will be equal to -0.5LSB or less.

#### <u>Solution</u>

Consider only the *LSBs* because the error in the division factor only affects the *LSB* subDAC. *INL*:

The worst case *INL* occurs when both  $b_3$  and  $b_4$  are on. Therefore,

$$\begin{pmatrix} \frac{1}{2} + \frac{1}{4} \end{pmatrix} \begin{pmatrix} \frac{6\pm 1}{24} \end{pmatrix} = \begin{pmatrix} \frac{3}{4} \end{pmatrix} \begin{pmatrix} \frac{6\pm 1}{24} \end{pmatrix} = \frac{6\pm 1}{32} = \frac{5}{32}, \frac{7}{32}$$
  

$$INL^{+}(\max) = V_{o}(\text{actual}) - V_{o}(\text{ideal}) = \frac{7}{32} - \frac{6}{32} = \frac{1}{32} = +0.5LSB$$
  

$$INL^{-}(\max) = V_{o}(\text{actual}) - V_{o}(\text{ideal}) = \frac{5}{32} - \frac{6}{32} = \frac{-1}{32} = -0.5LSB$$

Therefore, the worst case *INL* is equal to or less than  $\pm 0.5LSB$ . *DNL*:

The worst case *DNL* occurs when both bits of the *LSB* subDAC change from 1 to 0. This corresponds to a change from 0011 to 0100. If the scaling factor is 7/24 corresponding to the +1/24 tolerance, then

$$\Delta V_o = V_o(0011) - V_o(0100) = \frac{5}{32} - \frac{1}{4} = \frac{5}{32} - \frac{8}{32} = \frac{3}{32}$$
$$DNL^+ = \Delta V_o - \frac{2}{32} = \frac{3}{32} - \frac{2}{32} = \frac{1}{32} = +0.5LSB$$

If the scaling factor is 5/24 corresponding to the -1/24 tolerance, then

$$\Delta V_o = V_o(0011) - V_o(0100) = \frac{7}{32} - \frac{1}{4} = \frac{7}{32} - \frac{8}{32} = \frac{1}{32}$$
$$DNL^- = \Delta V_o - \frac{2}{32} = \frac{1}{32} - \frac{2}{32} = \frac{-1}{32} = -0.5LSB$$

Therefore, the worst case *DNL* is equal to or less than  $\pm 0.5LSB$ .

A 4-bit, digital-analog converter is shown in Fig. P10.3-7. When a bit is 1, the switch pertaining to that bit is connected to the op amp negative input terminal, otherwise it is connected to ground. Identify the switches by the notation  $b_1$ ,  $b_2$ ,  $b_3$ , or  $b_4$  where  $b_i$  corresponds to the *i*th bit and  $b_1$  is the *MSB* and  $b_4$  is the *LSB*. Solve for the value of  $R_x$  which will give proper digital-analog converter performance.



**Solution** 

For this circuit to operate properly,  $I_0 = \frac{V_{REF}}{2R}$ ,  $I_1 = \frac{I_0}{2}$ ,  $I_2 = \frac{I_0}{4}$ , and  $I_3 = \frac{I_0}{8}$ .

To achieve this result,  $V_x = -\frac{V_{REF}}{4}$ . The equivalent resistance seen to ground from the right of  $R_x$  can be expressed as,

$$R_{EQ} = 2R||(4R||4R) = 2R||2R = R$$

$$V_x = \frac{R}{R + R_x} (-V_{REF}) = -\frac{V_{REF}}{4}$$

$$\therefore \qquad R_x = 3R$$

Assume  $R_1=R_5=2R$ ,  $R_2=R_6=4R$ ,  $R_3=R_7=8R$ ,  $R_4=R_8=16R$  and that the op amp is ideal. (a.) Find the value of  $R_9$  and  $R_{10}$  in terms of R which gives an ideal 8-bit digital-to-analog converter. (b.) Find the range of values of  $R_9$  in terms of R which keeps the  $INL \le \pm 0.5LSB$ . Assume that  $R_{10}$  has its ideal value. Clearly state any assumption you make in working this problem. (c.) Find the range of  $R_{10}$  in terms of R which keeps the converter monotonic. Assume that  $R_9$  has its ideal value. Clearly state any assumptions you make in working this problem.

#### <u>Solution</u>

(a.) 
$$R_8 = 16R \text{ and } R_9 = R$$
  
(b.)  $v_{OUT} = V_{REF} \left( \frac{b_0}{2} + \frac{b_1}{4} + \frac{b_2}{8} + \frac{b_3}{16} \right) + \frac{R}{R_8} V_{REF} \left( \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} + \frac{b_7}{16} \right)$ 

The worst case INL occurs when the bits in the MSB subDAC are zero and the bits in the LSB subDAC are one.

$$\therefore \quad v_{OUT} = \frac{R}{R_8} V_{REF} \left( \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} + \frac{b_7}{16} \right)$$

$$v_{OUT}(\text{ideal}) = \frac{1}{16} V_{REF} \left( \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} + \frac{b_7}{16} \right)$$

$$\therefore \quad \text{INL} = v_{OUT} - v_{OUT}(\text{ideal}) = V_{REF} \left( \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} + \frac{b_7}{16} \right) \left( \frac{R}{R_8} - \frac{1}{16} \right) = +\frac{1}{2} \frac{V_{REF}}{256}$$

$$512(0.9375) \left( \frac{R}{R_8} - \frac{1}{16} \right) = 1 \quad \rightarrow \quad \frac{R}{R_8} = 0.064583 \quad \rightarrow \quad R_8 = 15.4838R$$

$$\text{Also, } \text{INL} = v_{OUT} - v_{OUT}(\text{ideal}) = V_{REF} \left( \frac{b_4}{2} + \frac{b_5}{4} + \frac{b_6}{8} + \frac{b_7}{16} \right) \left( \frac{R}{R_8} - \frac{1}{16} \right) = -\frac{1}{2} \frac{V_{REF}}{256}$$

$$512(0.9375) \left( \frac{R}{R_8} - \frac{1}{16} \right) = -1 \quad \rightarrow \quad \frac{R}{R_8} = 0.060417 \rightarrow \quad R_8 = 16.5517R$$

$$\therefore \quad \frac{15.4838R \le R_8 \le 16.5517R}{15.4838R \le R_8 \le 16.5517R}$$

(c.) Worst case monotonicity occurs when the bits of the LSB subDAC go from 1 to 0.

Design a ten-bit, two-stage charge-scaling D/A converter similar to Fig. 10.3-4 using two five-bit sections with a capacitive attenuator between the stages. Give all capacitances in terms of C, which is the smallest capacitor of the design.

## <u>Solution</u>

The result is shown below.



The design of the connecting capacitor,  $C_s$ , is done as follows,

$$\frac{C}{16} = \frac{1}{\frac{1}{C_s} + \frac{1}{2C}} \rightarrow \frac{1}{C_s} + \frac{1}{2C} = \frac{16}{C} \rightarrow \frac{1}{C_s} = \frac{32}{2C} - \frac{1}{2C} = \frac{31}{2C}$$
  
$$\therefore \quad C_s = \frac{2C}{31}$$

A two-stage, charge-scaling D/A converter is shown in Fig. P10.3-10. (a.) Design  $C_x$  in terms of *C*, the unit capacitor, to achieve a 6-bit, two-stage, charge-scaling DAC. (b.) If  $C_x$  is in error by  $\Delta C_x$ , find an expression for  $v_{OUT}$  in terms of  $C_x$ ,  $\Delta C_x$ ,  $b_i$  and  $V_{REF}$ . (c.) If the expression for  $v_{OUT}$  in part (b.) is given as

$$v_{OUT} = \frac{V_{REF}}{8} \left( 1^{\circ} - \frac{17\Delta C_x}{100C_x} \right) \left[ \sum_{i=1}^{3} b_i 2^{3-i^{\circ}} + \left( 1^{\circ} + \frac{8\Delta C_x}{10C_x} \right)^{\circ} \sum_{i=4}^{6} \frac{b_i 2^{6-i}}{8} \right]$$

what is the accuracy of  $C_x$  necessary to avoid an error using worst case considerations.



#### **Solution**

(a.) The value of  $C_{eq}$ . must be C. Therefore,

$$\frac{1}{C} = \frac{1}{C_x} + \frac{1}{8C} \qquad \rightarrow \qquad \frac{1}{C_x} = \frac{7}{8C} \qquad \rightarrow \qquad C_x = \frac{8C}{7}$$

(b.) The model for the analysis is found by using Thevenin's equivalent circuits and is,

$$v_{OUT} = \begin{pmatrix} \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \\ \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \\ \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \end{pmatrix} v_r + \begin{pmatrix} \frac{1}{8C} + \frac{1}{C_x + \Delta C_x} \\ \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \end{pmatrix} v_r + \begin{pmatrix} \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \\ \frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x + \Delta C_x} \end{pmatrix} v_l$$

Problem 10.3-10 - Continue  $v_{OUT} = \left(\frac{\frac{1}{8C} + \frac{1}{C_x(1 + \Delta C_x/C_x)}}{\frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x(1 + \Delta C_x/C_x)}}\right) v_r + \left(\frac{\frac{1}{7C}}{\frac{1}{8C} + \frac{1}{7C} + \frac{1}{C_x(1 + \Delta C_x/C_x)}}\right) v_l$ Let  $C_x = \frac{8C}{7}$  and  $\frac{\Delta C_x}{C_x} = \varepsilon$  $\therefore \qquad v_{OUT} = \left(\frac{\frac{1}{8C} + \frac{1}{8C}\left(\frac{1}{1+\varepsilon}\right)}{\frac{1}{8C} + \frac{1}{7C} + \frac{7}{8C}\left(\frac{1}{1+\varepsilon}\right)}\right) v_r + \left(\frac{\frac{1}{7C}}{\frac{1}{8C} + \frac{1}{7C} + \frac{7}{8C}\left(\frac{1}{1+\varepsilon}\right)}\right) v_l$ Assume that  $\frac{1}{1+\epsilon} \approx 1-\varepsilon$  to get,  $v_{OUT} \approx \left(\frac{\frac{1}{8} + \frac{7}{8} - \frac{7\epsilon}{8}}{\frac{1}{8} + \frac{7}{7} + \frac{7}{8} - \frac{7\epsilon}{8}}\right) v_r + \left(\frac{\frac{1}{7}}{\frac{1}{8} + \frac{1}{7} + \frac{7}{8} - \frac{7\epsilon}{8}}\right) v_l = \left(\frac{1 - \frac{7\epsilon}{8}}{\frac{1}{1} + \frac{1}{7} - \frac{7\epsilon}{8}}\right) v_r + \left(\frac{\frac{1}{7}}{\frac{1}{1} + \frac{1}{7} - \frac{7\epsilon}{8}}\right) v_l$  $v_{OUT} = \left(\frac{7 - \frac{49\varepsilon}{8}}{8 - \frac{49\varepsilon}{9}}\right) v_r + \left(\frac{1}{8 - \frac{49\varepsilon}{9}}\right) v_l = \frac{7}{8} \left(\frac{1 - \frac{49\varepsilon}{56}}{1 - \frac{49\varepsilon}{54}}\right) v_r + \frac{1}{8\left(1 - \frac{49\varepsilon}{54}\right)} v_l$  $v_{OUT} = \frac{7}{8} \left( \frac{1 - \frac{49\varepsilon}{56}}{1 - \frac{49\varepsilon}{56}} \right) \left( v_r + \frac{v_l}{7\left(1 - \frac{49\varepsilon}{56}\right)} \right) \approx \frac{7}{8} \left[ 1 + \left( \frac{49}{64} - \frac{49}{56} \right) \varepsilon \right] \left( v_r + \frac{1}{7} \left( 1 + \frac{49\varepsilon}{56} \right) v_l \right)$  $v_{OUT} = \frac{7}{8} \left( 1 - \frac{7\varepsilon}{64} \right) \left[ \sum_{i=0}^{2} \frac{b_i 2^{2-i}}{7} V_{REF} + \frac{1}{7} \left( 1 + \frac{49\varepsilon}{56} \right) \sum_{i=0}^{5} \frac{b_i 2^{5-i}}{8} V_{REF} \right]$  $\therefore \qquad v_{OUT} = \frac{V_{REF}}{8} \left(1 - \frac{7\varepsilon}{64}\right) \left[\sum_{i=0}^{2} b_i 2^{2-i} + \left(1 + \frac{7\varepsilon}{8}\right) \sum_{i=0}^{5} \frac{b_i 2^{5-i}}{8}\right]$ 

(c.) The error due to  $\Delta C_x$  should be less than  $\pm 0.5LSB$ . Worst case is for all bits 1.

$$\therefore \qquad \left(-\frac{17\Delta C_x}{100C_x} + \frac{8\Delta C_x}{10C_x}\right)\frac{7V_{REF}}{8} \le \frac{V_{REF}}{2^{N+1}} = \frac{V_{REF}}{128} \qquad \rightarrow \qquad \boxed{\frac{\Delta C_x}{C_x} \le 1.685\%}$$

If the op amps in the circuit below have a dc gain of  $10^4$  and a dominant pole at 100Hz, at what clock frequency will the *effective number of bits* (*ENOB*) = 7bits assuming that the capacitors and switches are ideal? Use a worst case approach to this problem and assume that time responses of the *LSB* and *MSB* stages add to give the overall conversion time.



#### <u>Solution</u>

The worst case approach assumes that all capacitors are switched into the op amp input and that both stages can be modelled approximately as shown.

With a single pole model for the op amp, it can be shown that the -3dB frequency is given as follows where  $C_1 = C_2$  gives the lowest -3dB frequency.



$$\omega_H = \frac{GB \cdot C_2}{C_1 + C_2} = \frac{GB}{2} = \pi \times 10^6$$
 radians/sec

$$\therefore v_{out}(t) = (C_1/C_2)[1 - e^{-\omega_H t}]V_{REF}$$

ENOB of 7 bits  $\Rightarrow \pm \frac{1}{2} \frac{V_{REF}}{2^7} = \pm \frac{V_{REF}}{2^8} \quad v_{out}(T) = V_{REF} - \frac{V_{REF}}{2^8}$ 

:. 
$$1 - \frac{1}{2^8} = 1 - e^{-\omega_H T} \implies e^{\omega_H T} = 2^8 \implies T = \frac{8}{\omega_H} ln(2) = \frac{8}{\pi x 10^6} 0.693 = 1.765 \mu s$$

Double this time for 2 stages to  $T_{clock} = 3.53 \mu s \implies f_{clock} = \frac{1}{T_{clock}} = 283 \text{ kHz}$ 

The DAC shown uses two identical, 2-bit DACs to achieve a 4-bit D/A converter. Give an expression for  $v_{OUT}$  as a function of  $V_{REF}$  and the bits,  $b_1$ ,  $b_2$ ,  $b_3$ , and  $b_4$  during the  $\phi_2$  phase period. The switches controlled by the bits are closed if the bit is high and open if the bit is low during the  $\phi_2$  phase period. If k = 2, express the INL (in terms of a ±LSB value) and DNL (in terms of a ±LSB value) and determine whether the converter is monotonic or not. (You may use the output-input plot on the next page if you wish.) <u>Solution</u>

During the  $\phi_2$  phase the DAC can be modeled as:



# Problem 10.3-12 - Continued



The INL is +3LSB and -0LSB. The DNL is +1LSB and -3LSB.

Converter is definitely not monotonic.
An *N*-bit DAC consists of a voltage scaling DAC of *M*-bits and a charge scaling DAC of *K*-bits (N=M+K). The accuracy of the resistors in the *M*-bit voltage scaling DAC is  $-\Delta R/R$ . The accuracy of the binary-weighted capacitors in the charge scaling DAC is  $-\Delta C/C$ . Assume for this problem that *INL* and *DNL* can be expressed generally as,

*INL* = Accuracy of component x Maximum weighting factor

DNL = Accuracy of the largest component x Corresponding weighting factor where the weighting factor for the *i*-th bit is  $2^{N-i+1}$ .

(a.) If the MSB bits use the *M*-bit voltage scaling DAC and the *LSB* bits use the *K*-bit charge scaling DAC, express the *INL* and *DNL* of the N-bit DAC in terms of *M*, *K*, *N*,  $\Delta R/R$ , and  $\Delta C/C$ . (b.) If the *MSB* bits use the *K*-bit charge scaling DAC and the *LSB* bits use the *M*-bit voltage scaling DAC, express the *INL* and *DNL* of the N-bit DAC in terms of *M*, *K*, *N*,  $\Delta R/R$ , and  $\Delta C/C$ .

#### <u>Solution</u>

(a.) In a *M*-bit voltage scaling DAC, there are  $2^{M}$  resistors between  $V_{REF}$  and ground. The voltage at the bottom of the *i*-th resistor from the top is  $v_i = \frac{(2^{M}-i)R}{(2^{M}-i)R + iR} V_{REF}$  where the *iR* resistors are above  $v_i$  and the  $2^{M}$ -*i* resistors are below  $v_i$ . The worst case *INL(R)* for the voltage scaling DAC is found at the midpoint where  $i = 2^{M-1}$  and the resistors below are all maximum positive and the resistors above are all maximum negative. Thus,

$$INL(R) = v_{2M-1}(\text{actual}) - v_{2M-1}(\text{ideal}) = \frac{2^{M-1}(R + \Delta R)V_{REF}}{2^{M-1}(R + \Delta R) + 2^{M-1}(R - \Delta R)} - \frac{V_{REF}}{2} = \frac{\Delta R}{2R}$$
$$INL(R) = \frac{2^{M}}{2^{M}} \left(\frac{\Delta R}{2R}\right) = 2^{M-1}\frac{\Delta R}{R} \text{ LSBs}$$

or

The worst case DNL(R) for the voltage scaling DAC is found as the maximum step size minus the ideal step size. Thus,

$$DNL(R) = v_{step}(\text{actual}) - v_{step}(\text{ideal}) = \frac{(R \pm \Delta R)V_{REF}}{2^M R} - \frac{R}{2^M R}V_{REF} = \frac{\pm \Delta R}{2^M R}V_{REF}$$
$$DNL(R) = \left(\frac{\pm \Delta R}{2^M R}\right) \frac{2^N}{2^N} = \frac{\pm 2^N}{2^M} \frac{\Delta R}{R} = \pm 2^K \frac{\Delta R}{R} \text{ LSBs}$$

or

Let us now examine the INL(C) and the DNL(C) of a K-bit binary-weighted capacitor array. The ideal output for the *i*-th capacitor is given as

$$v_{OUT}(\text{ideal}) = \frac{C/2^{i-1}}{2C} V_{REF} = \frac{V_{REF}}{2^i} \left(\frac{2^K}{2^K}\right) = \frac{2^K}{2^i} LSBs$$

The actual wors-case output for the *i*-th capacitor is given as

$$v_{OUT}(\text{actual}) = \frac{(C \pm \Delta C)/2^{i-1}}{2C} V_{REF} = \frac{V_{REF}}{2^i} \pm \frac{\Delta C \cdot V_{REF}}{2^i C} = \frac{2^K}{2^i} \pm \frac{2^K \Delta C}{2^i C} LSBs$$

#### Problem 10.3-13 — Continued

Therefore, the INL due to the binary-weighted capacitor array is

$$INL(C) = v_{OUT}(\text{actual}) - v_{OUT}(\text{ideal}) = \pm \frac{2^{K}\Delta C}{2^{i}C} = \pm \frac{2^{K-i}\Delta C}{C} LSBs$$
The worst case occurs for  $i = 1$  which gives
$$INL(C) = \pm \frac{2^{K-1}\Delta C}{C} LSBs$$
Finally, the worst case DNL due to the binary-weighted capacitor array is found as
$$DNL(C) = v_{OUT}(1000...) - v_{OUT}(0111...) = \frac{2^{K-1}\Delta C}{C} + \frac{2^{K-1}\Delta C}{C} = \frac{2^{K}\Delta C}{C} LSBs$$
The INL when the MSPs we values agains and the LSPs was change agains is

The INL when the MSBs use voltage scaling and the LSBs use charge scaling is,

$$INL = INL(R) + INL(C) = 2^{M-1}\frac{\Delta R}{R} + 2^{N-1}\frac{\Delta C}{C}$$

where the *LSB* of the charge scaling DAC is now  $VREF/2^N$  rather than  $VREF/2^K$ . The *DNL* when the *MSBs* use voltage scaling and the *LSBs* use charge scaling is,

$$DNL = DNL(R) + DNL(C) = 2^{K} \frac{\Delta R}{R} + 2^{K} \frac{\Delta C}{C} = 2^{K} \left( \frac{\Delta R}{R} + \frac{\Delta C}{C} \right)$$

(b.) Fortunately we can use the above results for the case where the *MSBs* use the charge-scaling DAC and the *LSBs* use the voltage scaling DAC.

For INL(R) the LSB is now  $V_{REF}/2^N$ . Therefore,

$$INL(R) = \frac{2^{N}}{2^{N}} \left(\frac{\Delta R}{2R}\right) V_{REF} = 2^{N-1} \frac{\Delta R}{R} LSBs$$

For the INL(C), K is replaced with N to give,

$$INL(C) = \pm \frac{2^{N-1}\Delta C}{C} LSBs$$

For the DNL(R), the LSB is  $V_{REF}/2^N$  so that the DNL(R) for part (b.) becomes

$$DNL(R) = \frac{\pm \Delta R}{2^N R} V_{REF} = \frac{\pm \Delta R}{R} LSBs \quad )$$

Since the MSB for the chage scaling DAC is now N, the DNL(C) becomes

$$DNL(C) = \frac{2^N \Delta C}{C} LSBs$$

Combining the above results gives the *INL* and *DNL* for the case where the *MSBs*\_use the charge scaling DAC and the *LSBs* use the voltage DAC. The result is,

$$INL = 2^{N-1} \left( \frac{\Delta R}{R} + \frac{\Delta C}{C} \right) LSBs \quad \text{and} \quad DNL = \left( 2^{N-1} \frac{\Delta C}{C} + \frac{\Delta R}{R} \right) LSBs$$

Below are the formulas for *INL* and *DNL* for the case where the MSB and LSB arrays of an digital-to-analog converter are either voltage or charge scaling. n = m+k, where *m* is the number of bits of the MSB array and *k* is the number of bits of the LSB array and *n* is the total number of bits. Find the values of *n*, *m*, and *k* and tell what type of DAC (voltage MSB and charge LSB) or charge MSB and voltage LSB) if  $\Delta R/R = 1\%$  and  $\Delta C/C = 0.1\%$  and both the *INL* and *DNL* of the DAC combination should each be 1*LSB* or less.

DAC Combination	INL (LSBs)	DNL (LSBs)
MSB voltage (m-bits)	$\Delta R \rightarrow \Delta C$	$\Delta R$ , $\Delta C$
LSB charge (k-bits)	$2^{n-1}\overline{R} + 2^{k-1}\overline{C}$	$2^k \overline{R} + (2^k - 1) \overline{C}$
MSB charge ( <i>m</i> -bits)	$\Delta R$ $\Delta C$	$\Delta R$ $\Delta C$
LSB voltage (k-bits)	$2^{m-1}\overline{R} + 2^{n-1}\overline{C}$	$\overline{R} + (2^n - 1)\overline{C}$

<u>Solution</u>

MSB voltage, LSB charge:

$$1 \ge 2^{n-1} \left(\frac{1}{100}\right) + 2^{k-1} \left(\frac{1}{1000}\right) \implies 1000 \ge 10 \cdot 2^{n-1} + 2^{k-1}$$
$$1 \ge 2^k \left(\frac{1}{100}\right) + (2^{k}-1) \left(\frac{1}{1000}\right) \implies 1000 \ge 10 \cdot 2^k + 2^{k-1} \implies \frac{999}{11} = 90.8 \ge 2^k \implies k = 6$$

Substituting this *k* into the first equation gives

$$\frac{1000 - 32}{10} = 96.8 \ge 2^{n-1} \implies n = 7 \text{ which gives } m = 1 \text{ and } k = 6.$$

MSB charge, LSB voltage:

$$1 \ge 2^{m-1} \left(\frac{1}{100}\right) + 2^{n-1} \left(\frac{1}{1000}\right) \implies 1000 \ge 5 \cdot 2^m + 2^{n-1}$$
$$1 \ge \frac{1}{100} + (2^n - 1) \left(\frac{1}{1000}\right) \implies 1000 \ge 10 + 2^n - 1 \implies 991 \ge 2^n \implies n = 9$$

Substituting this *n* into the first equation gives

$$\frac{1000 - 256}{5} = 148.8 \ge 2^m \implies m = 7 \text{ which gives } n = 9 \text{ and } k = 2.$$

Therefore, the DAC combination where the *MSBs* are charge scaling and the *LSBs* are voltage scaling gives the most bits when both *INL* and *DNL* are 1*LSB*. The number of bits is n = 9 with m = 7 bits of charge scaling for the *MSB* DAC and k = 2 bits of voltage scaling for the *LSB* DAC.

The circuit shown is a double-decoder D/A converter. Find an expression for  $v_X$  in terms of  $V_1$ ,  $V_2$ , and  $V_{REF}$  when the  $\phi_2$  switches are closed. If A=1, B=0, C=1, and D=1, will the comparator output be high or low if  $V_{analog} = 0.8V_{REF}$ ?



### Solution

At  $\phi_2$  we have the following equivalent circuit:



For ABCD = 1011 
$$\rightarrow v_{Analog} - V_1 + \frac{V_2}{4} - \frac{V_{REF}}{16} = \frac{12V_{REF}}{16} - \frac{12V_{REF}}{16} + \frac{4V_{REF}}{16} - \frac{V_{REF}}{16} > 0$$
  
Since  $v_x > 0$ , the comparator output will be low.

A 4-bit, analog-to-digital converter is shown. Clearly explain the operation of this converter for a complete conversion in a clock period-by-clock period manner, where  $\phi_1$  and  $\phi_2$  are non-overlapping clocks generated from the square ware with a period of T (i.e.  $\phi_1$  occurs in 0 to T/2 and  $\phi_2$  in T/2 to T, etc.). What will cause errors in the operation of this analog-to-digital converter?



Solution

Consider the operation during a  $\phi_1$ - $\phi_2$  cycle. The voltage  $v_x$  can be written in general as,

$$v_x = \frac{V_{analog}}{2} - \frac{V_1}{2} + \frac{V_2}{2} = \frac{1}{2} (V_{analog} - V_1 + V_2)$$

The operation of the ADC will proceed as follows:

1.) Period 1 ( $0 \le t \le T$ ):

SAR closes switches A,  $\overline{B}$  ,  $\overline{C}$  , and  $\overline{D}~(1000)$  to get

$$v_x = \frac{1}{2} \left( V_{analog} - \frac{3}{8} V_{REF} + \frac{1}{8} V_{REF} \right) = \frac{1}{2} \left( V_{analog} - \frac{1}{2} V_{REF} \right)$$

If  $v_x > 0$ , then A = 1. Otherwise, A = 0 ( $\overline{A}$  =1).

#### Page 10-42

### Problem 10.3-16 - Continued

2.) Period 2 ( $T \le t \le 2T$ ):

a.) 
$$A = 1$$

SAR closes switches A,B ,  $\overline{C}$  , and  $\overline{D}~(1100)$  to get

$$v_x = \frac{1}{2} \left( V_{analog} - V_{REF} + \frac{1}{4} V_{REF} \right) = \frac{1}{2} \left( V_{analog} - \frac{3}{4} V_{REF} \right)$$

b.)  $\overline{A} = 1$ 

SAR closes switches  $\overline{A}$  ,B ,  $\overline{C}$  , and  $\overline{D}$  (0100) to get

$$v_x = \frac{1}{2} \left( V_{analog} - \frac{1}{2} V_{REF} + \frac{1}{4} V_{REF} \right) = \frac{1}{2} \left( V_{analog} - \frac{1}{4} V_{REF} \right)$$

If  $v_x > 0$ , the B = 1 (X100). Otherwise, B = 0 ( $\overline{B}$  =1) (X000).

3.) Period 3  $(2T \le t \le 3T)$ :

At this point,  $V_1$ , will not change since A and B are known.

# 

$$v_x = \frac{1}{2} \left( V_{analog} - V_1 + \frac{2}{16} V_{REF} \right) = \frac{1}{2} \left( V_{analog} - V_1 + \frac{1}{8} V_{REF} \right)$$

If  $v_x > 0$ , then C = 1 (XX10). Otherwise, C = 0 ( $\overline{C} = 1$ ) (XX00).

4.) Period 4  $(3T \le t \le 4T)$ :

a.) D = 1SAR closes switches appropriate Aand B switcheds and C, and D (XX11) to get

$$v_x = \frac{1}{2} \left( V_{analog} - V_1 + \frac{1}{16} V_{REF} \right)$$

SAR closes switches appropriate Aand B switcheds and C, and  $\overline{D}$  (XX10) to get

$$v_x = \frac{1}{2} \left( V_{analog} - V_1 + \frac{3}{16} V_{REF} \right)$$

If  $v_x > 0$ , then D = 1 (XXX1). Otherwise, D = 0 ( $\overline{D} = 1$ ) (XXX0).

Sources of error:

- 1.) Op amp/comparator gain, GB, SR, settling time (offset not a problem).
- 2.) Resistor and capacitor matching.
- 3.) Switch resistance and feedthrough.
- 4.) Note parasitic capacitances.
- 5.) Reference accuracy and stability.

What is  $v_{C1}$  in Fig. 10.4-1 after the following sequence of switch closures?  $S_4$ ,  $S_3$ ,  $S_1$ ,  $S_2$ ,  $S_1$ ,  $S_3$ ,  $S_1$ ,  $S_2$ , and  $S_1$ ?

# <u>Solution</u>

The plots for  $v_{C1}/V_{REF}$  and  $v_{C2}/V_{REF}$  are given below.



Repeat the above problem if  $C_1 = 1.05C_2$ .

### <u>Solution</u>

In the sharing phase, we have the following equivalent circuit:



Sharing Phase ( <i>i</i> )	$V_{C1}(i)/V_{REF}$	$V_{C2}(i)/V_{REF}$	$V_{out}(i)/V_{REF}$
1	0	0	0
2	1	0	0.5112
3	0	0.5122	0.2498
4	1	0.2498	0.6340

Thus, at the end of the conversion, the output voltage is  $0.6340V_{REF}$  rather than the ideal value of  $0.6250V_{REF}$ .

### Problem 10.4-03

For the serial DAC shown, every time the switch S<sub>2</sub> opens, it causes the voltage on C<sub>1</sub> to be decreased by 10%. How many bits can this DAC convert before an error occurs assuming worst case conditions and letting  $V_{REF} = 1V$ ? The analog output is taken across C<sub>2</sub>.



Solution

Worst case is for all 1's.

i	V <sub>C1</sub> (ideal)	V <sub>C1</sub> (act.)	V <sub>C2</sub> (ideal)	V <sub>C2</sub> (act.)	V <sub>REF</sub>	$ V_{C2}(ideal) - V_{C2}(ideal) $	OK?
					$2^{i+1}$	$V_{C2}(act.)$	
1	1	0.9	0.5	0.45	0.25	0.050	Yes
2	1	0.9	0.75	0.675	0.125	0.0750	Yes
3	1	0.9	0.875	0.7875	0.0625	0.0875	No

Error occurs at the third bit.

Note that the approach is to find the ideal value of  $V_{C2}$  at the ith bit and then find the range that  $V_{C2}$  could have which is  $\pm V_{REF}/2^{i+1}$  and still not have an error. If the difference between the magnitude of the ideal value and actual value of  $V_{C2}$  exceeds  $V_{REF}/2^{i+1}$  then an error will occur.

For the serial, pipeline DAC of Fig. 10.4-3 find the ideal analog output voltage if  $V_{REF} = 1$ V and the input is 10100110 from the *MSB* to the *LSB*. If the attenuation factors of 0.5 become 0.55, what is the analog output for this case?

# <u>Solution</u>

Ignoring the delay terms, the output of Fig. 10.4-3 can be written as,

$$\frac{V_{out}}{V_{REF}} = b_0 + \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} + \frac{b_5}{32} + \frac{b_6}{64} + \frac{b_7}{128}$$

For 10100110 we get,

$$\frac{V_{out}}{V_{REF}} (\text{ideal}) = 1 - \frac{1}{2} + \frac{1}{4} - \frac{1}{8} - \frac{1}{16} + \frac{1}{32} + \frac{1}{64} - \frac{1}{128}$$
$$= \frac{128}{128} - \frac{64}{128} + \frac{32}{128} - \frac{16}{128} - \frac{8}{128} + \frac{4}{128} + \frac{2}{128} - \frac{1}{128} = \frac{77}{128} = 0.60156$$

If the attenuation factor is k = 0.55, the output can be re-expressed as,

$$\frac{V_{out}}{V_{REF}} (\text{actual}) = kb_0 + k^2b_1 + k^3b_2 + k^4b_3 + k^5b_4 + k^6b_5 + k^7b_6 + 8^8b_7$$
  
= +0.55 - 0.3025 + 0.1664 - 0.0915 - 0.0503 + 0.0277 + 0.0152 - 0.00837  
= 0.3066

# Problem 10.4-05

Give an implementation of the pipeline DAC of Fig. 10.4-3 using two-phase, switched capacitor circuits. Give a complete schematic with the capacitor ratios and switch phasing identified.

# Solution

All of the stages can be represented by the following block diagram.



$$v_i = (0.5v_{i+1} \pm b_i V_{REF})z^{-1}$$

b  $\pm b_i V_{REF}$  Fig. S10.4-05A which is a summing sample and hold with weighted inputs. A possible switched-capacitor realization of the *i*-th stage (and all stages) is shown below.



A pipeline DAC is shown. If  $k_1 = 7/16$ ,  $k_2 = 5/7$ , and  $k_3 = 3/5$  write an expression for  $v_{OUT}$  in terms of  $b_i$  (i = 1, 2, 3) and  $V_{REF}$ . Plot the input-output characteristic on the curve shown below and find the largest ±INL and largest ±DNL. Is the DAC monotonic or not?



The output can be written as

$$v_{OUT} = k_1(b_1 + k_2(b_2 + k_3b_3))V_{REF} = [k_1b_1 + k_1k_2b_2 + k_1k_2k_3b_3]V_{REF}$$

Using the values given gives

$$v_{OUT} = \left[ \left(\frac{7}{16}\right) b_1 + \left(\frac{7}{16}\right) \left(\frac{5}{7}\right) b_2 + \left(\frac{7}{16}\right) \left(\frac{5}{7}\right) \left(\frac{3}{5}\right) b_3 \right] V_{REF} = \left[\frac{7}{16} b_1 + \frac{5}{16} b_2 + \frac{3}{16} b_3\right] V_{REF}$$

The values for  $v_{OUT}$  for this DAC are shown beside the plot and have been plotted on the outputinput characteristic curve. A summary of the performance is given below.

INL: +1LSB, -0.5LSB	DNL: +0.5LSB, -1.5LSB	DAC is nonmonotonic
---------------------	-----------------------	---------------------

A pipeline digital-analog converter is shown. When  $b_i$  is 1, the switch is connected to  $V_{REF}$ , otherwise it is connected to ground. Two of the 0.5 gains on the summing junctions are in error. Carefully sketch the resulting digital-analog transfer characteristic on the plot on the next page and identify the INL with respect to the infinite resolution characteristic shown and DNL. The INL and DNL should be measured on the analog axis.



#### **Solution**

Ignoring the delay terms, we can write the output voltage as,

 $\frac{v_{OUT}}{V_{REF}} = \left( \left( \left( \frac{b_4}{2} + b_3 \right) \frac{5}{8} + b_2 \right) \frac{3}{8} + b_1 \right) \frac{1}{2} = \frac{1}{2} b_1 + \frac{3}{16} b_2 + \frac{30}{256} b_3 + \frac{15}{256} b_3 \right)$  $= \frac{128}{256} b_1 + \frac{48}{256} b_2 + \frac{30}{256} b_3 + \frac{15}{256} b_3$ 

The performance is summarized in the table below (a plot can be made from the table).

B0	<b>B</b> 1	B2	B3	Ideal	Actual	Ideal DNL	Actual DNL	Ideal INL	Actual INL
0	0	0	0	0.00000	0.00000	-	-	0.00000	0.00000
0	0	0	1	0.06250	0.05859	0.00000	-0.06250	0.00000	-0.06250
0	0	1	0	0.12500	0.11719	0.00000	-0.06250	0.00000	-0.12500
0	0	1	1	0.18750	0.17578	0.00000	-0.06250	0.00000	-0.18750
0	1	0	0	0.25000	0.18750	0.00000	-0.81250	0.00000	-1.00000
0	1	0	1	0.31250	0.24609	0.00000	-0.06250	0.00000	-1.06250
0	1	1	0	0.37500	0.30469	0.00000	-0.06250	0.00000	-1.12500
0	1	1	1	0.43750	0.36328	0.00000	-0.06250	0.00000	-1.18750
1	0	0	0	0.50000	0.50000	0.00000	1.18750	0.00000	0.00000
1	0	0	1	0.56250	0.55859	0.00000	-0.06250	0.00000	-0.06250
1	0	1	0	0.62500	0.61719	0.00000	-0.06250	0.00000	-0.12500
1	0	1	1	0.68750	0.67578	0.00000	-0.06250	0.00000	-0.18750
1	1	0	0	0.75000	0.68750	0.00000	-0.81250	0.00000	-1.00000
1	1	0	1	0.81250	0.74609	0.00000	-0.06250	0.00000	-1.06250
1	1	1	0	0.87500	0.80469	0.00000	-0.06250	0.00000	-1.12500
1	1	1	1	0.93750	0.86328	0.00000	-0.06250	0.00000	-1.18750

 $\therefore$  <u>INL = +0 LSBs</u>, -1.1875LSBs and <u>DNL = +1.1875LSBs</u>, -0.8125LSBs

Show how Eq. (10.4-2) can be derived from Eq. (10.4-1). Also show in the block diagram of Fig. 10.4-4 how the initial zeroing of the output can be accomplished.

### <u>Solution</u>

Eq. (10.4-1) can be written as



where all  $b_i$  have assumed to be identical as stated in the text.

The summation can be recognized as a geometric series (assuming  $N \rightarrow \infty$ ) to give

$$V_{out} = \frac{b_i}{z} \left[ \frac{1}{1 - \frac{1}{2z}} \right] = \frac{b_i z^{-1}}{1 - 0.5z^{-1}}$$

The output can initially be zeroed by adding a third switch to ground at the summing junction. The S/H will sample the 0V and produce  $V_{out} = 0$ .

Assume that the amplifier with a gain of 0.5 in Fig. 10.4-4 has a gain error of  $\Delta A$ . What is the maximum value  $\Delta A$  can be in Example 10.4-2 without causing the conversion to be in error? *Solution* 

Let the amplifier gain be A. Therefore, we can write the output in general as follows.

Bit from LSB to MSB	V <sub>out</sub>
1	1
0	A-1
0	$A(A-1) + 1 = A^2 - A - 1$
1	$A[A(A-1) - 1] + 1 = A^3 - A^2 - A + 1$
1	$A\{A[A(A-1) - 1] + 1\} + 1 = A^4 - A^3 - A^2 + A + 1$

The ideal output is  $V_{out} = \frac{19}{16} \pm 0.5LSB$ 

$$LSB = \frac{2V_{REF}}{2^6} = \frac{V_{REF}}{2^5} = \frac{V_{REF}}{32}$$

Assume  $V_{REF} = 1$ V, therefore

 $A^4 - A^3 - A^2 + A + 1 \le \frac{19}{16} \pm \frac{1}{32} = \frac{38}{32} \pm \frac{1}{32}$ 

 $\therefore$  The ideal output is 1.18750 and must be between 1.15625 and 1.21875. Below is a plot of the output as a function of *A*.



From this plot, we see that A must lie between 0.205 and 0.590 in order to avoid a  $\pm 0.5LSB$  error.

 $\therefore$  0.205  $\le A \le 0.590$ 

Repeat Example 10.4-2 for the digital word 10101.

## <u>Solution</u>

Let the amplifier gain be A. Therefore, we can write the output in general as follows.

Bit from LSB to MSB	V <sub>out</sub>
1	1
0	A-1
1	$A(A-1) + 1 = A^2 - A + 1$
0	$A[A(A-1) + 1] - 1 = A^3 - A^2 + A - 1$
1	$A\{A[A(A-1) + 1] - 1\} + 1 = A^4 - A^3 + A^2 - A + 1$

The ideal output is 
$$V_{out} = \frac{11}{16} \pm 0.5LSB$$
  $LSB = \frac{2V_{REF}}{2^6} = \frac{V_{REF}}{2^5} = \frac{V_{REF}}{32}$ 

Assume  $V_{REF} = 1$ V, therefore

 $A^4 - A^3 - A^2 + A + 1 \le \frac{12}{16} \pm \frac{1}{32} = \frac{22}{32} \pm \frac{1}{32}$ 

 $\therefore$  The ideal output is 0.6875 and must be between 0.65625 and 0.71875. Below is a plot of the output as a function of *A*.



From this plot, we see that A must lie between 0.41 and 0.77 in order to avoid a  $\pm 0.5LSB$  error.

$$\therefore \qquad 0.41 \le A \le 0.77$$

Assume that the iterative algorithmic DAC of Fig. 10.4-4 is to convert the digital word 11001. If the gain of the 0.5 amplifier is 0.7, at which bit conversion is an error made?



**Solution** 

Conversion No.	Bit Converted	Ideal Result	Max. Ideal	Min. Ideal	Result for Gain $= 0.7$
1	1(LSB)	1	1.5	0.5	1 (OK)
2	0	-(1/2)	-0.25	-0.75	-0.30 (OK)
3	0	-(5/4)	-1.1250	-1.375	-1.210 (OK)
4	1	(3/8)	0.4375	0.3125	0.1530 (Error)
5	1 (MSB)	(19/16)	0.9062	0.8437	_

The max. and min. ideal are found by taking the ideal result and adding and substracting half of the ideal bit for that conversion number.

We note from the table that the error occurs in the  $4^{th}$  bit conversion.

An iterative, algorithmic DAC is shown in Fig. P10.4-12. Assume that the digital word to be converted is 10011. If  $V_{REF1} = 0.9V_{REF}$  and  $V_{REF2} = -0.8V_{REF}$ , at which bit does an error occur in the conversion of the digital word to an analog output?



### <u>Solution</u>

Ideally, the output of the *i*-th stage should be,

$$v_{OUT}(i) = 0.5 v_{OUT}(i-1) \pm b_i V_{REF}$$

The *i*-th *LSB* is given as  $\frac{V_{REF}}{2^{i-1}}$ .

In this problem, the output of *i*-th stage is given as,

and

$$v_{OUT}(i) = 0.5 v_{OUT}(i-1) - 0.8 V_{REF}$$
 if  $b_i = 0$ 

 $v_{OUT}(i) = 0.5 v_{OUT}(i-1) + 0.9 V_{REF}$  if  $b_i = 1$ 

The performance is summarized in the following table where  $v_{OUT}(i)$  is normalized to  $V_{REF}$ .

Conversion No.	0.5 <i>LSB</i>	Bit Converted	v <sub>OUT</sub> (i) Ideal	Max. Ideal $v_{OUT}(i)$	Min. Ideal $v_{OUT}(i)$	Actual $v_{OUT}(i)$
1	0.5	1	1	1.5	0.5	0.9
2	0.25	1	1.5	1.75	1.25	1.35
3	0.125	0	-0.25	-0.125	-0.375	-0.125
4	0.0625	0	-1.125	-1.0625	-1.1875	-0.8625
5	0.03125	1	0.4375	0.46875	0.40625	0.4687 5

An error occurs in the  $\underline{4^{\text{th}} \text{ bit conversion}}_{VOUT}(i)$ . Note the 5<sup>th</sup> bit is okay.

Plot the transfer characteristic of a 3-bit ADC that has the largest possible differential nonlinearity when the integral nonlinearity is limited to  $\pm 1LSB$ . What is the maximum value of the differential nonlinearity for this case?)

### <u>Solution</u>

A plot is given below showing the upper and lower limits for  $\pm 1$  LSB INL. The dark line on the plot shows part of the ADC characteristics that illustrates that the maximum DNL is  $\pm 2$  LSB.



(a.) Find the  $\pm INL$  and  $\pm DNL$  for the 3-bit ADC shown where the *INL* and *DNL* is referenced to the analog input voltage. (Use the terminology: *INLA* and *DNLA*.)

(b.) Find the  $\pm INL$  and  $\pm DNL$  for the 3-bit ADC shown where the *INL* and *DNL* is referenced to the digital output code. (Use the terminology: *INLD* and *DNLD*.)

(c.) Is this ADC monotonic or not?



#### <u>Solutions</u>

(a.) Refer to the characteristics above:

+INLA = 1LSB -INLA = -1.5LSB+DNLA = +0.5LSB -DNLA = -1LSB

(b.) Refer to the characteristics above:

+INLD = 2LSB	-INLD = -1LSB
+DNLD = +1LSB	-DNLD = -2LSB

(c.) This ADC is not monotonic.

Assume that the step response of a sample-and-hold circuit is

$$v_{OUT}(t) = V_I(1 - e^{-t \pounds BW})$$

where  $V_I$  is the magnitude of the input step to the sample-and-hold and BW is the bandwidth of

the sample-and-hold circuit in radians/sec. and is equal to  $2\pi$ Mradians/sec. Assume a worst case analysis and find the maximum number of bits this sample-and-hold circuit can resolve if the sampling frequency is 1MHz. (Assume that the sample-and-hold circuit has the entire period to acquire the sample.)

#### <u>Solution</u>

To avoid an error, the value of  $v_{OUT}(t)$  should be within ±0.5LSB of  $V_I$ . Since  $v_{OUT}$  is always less than  $V_I$  let us state the requirements as

$$\begin{split} V_I - v_{OUT}(T) &\leq \frac{V_{REF}}{2^{N+1}} \\ \therefore \ V_I - V_I(1 - e^{-T \cdot BW}) \leq \frac{V_{REF}}{2^{N+1}} \ \rightarrow \ V_I e^{-T \cdot BW} \leq \frac{V_{REF}}{2^{N+1}} \ \rightarrow \ 2^{N+1} \leq \frac{V_I}{V_{REF}} e^{T \cdot BW} \end{split}$$

The worst case value is when  $V_I = V_{REF}$ . Thus,

$$2^{N+1} \le e^{2\pi} = 535.49 \quad \rightarrow \quad 2^N \le \frac{535.49}{2} = 267.74$$
  
$$\therefore \qquad N = 8$$

#### Problem 10.5-04

If the aperture jitter of the clock in an ADC is 200ps and the input signal is a 1MHz sinusoid with a peak-to-peak value of  $V_{REF}$ , what is the number of bits that this ADC can resolve?

#### <u>Solution</u>

Eq. (10.8-1) gives 
$$\Delta t \leq \frac{V_{REF}}{2^{N+1}} \frac{2}{2\pi f V_{REF}} = \frac{1}{2^{N+1}\pi f} = 200 \text{ps}$$
  

$$2^{N} = \frac{1}{2 \cdot 200 \text{ps} \cdot \pi \text{MHz}} = \frac{10^{6}}{400\pi} = 756$$

$$ln(2^{N}) = ln(756) \quad \rightarrow \qquad N = \frac{ln(756)}{ln(2)} = 9.63$$

$$\therefore N = 9 \text{bits}$$

What is the conversion time in clock periods if the input to Fig. 10.6-2 is 0.25  $V_{REF}$ ? Repeat if

$$v_{in}^{*} = 0.7 V_{REF}.$$
  
Solution  
 $v_{in}^{*} = 0.25 V_{REF}:$   
 $N_{out} = N_{REF} \times 0.25 = 0.25 N_{REF}$ 

- $\therefore$  Clock periods =  $N_{REF} + 0.25N_{REF} = 1.25N_{REF}$
- $v_{in}^* = 0.7 V_{REF}$ :  $N_{out} = N_{REF} x 0.7 = 0.7 N_{REF}$
- $\therefore$  Clock periods =  $N_{REF} + 0.7N_{REF} = 1.7N_{REF}$

### Problem 10.6-02

Give a switched capacitor implementation of the positive integrator and the connection of the input and reference voltage to the integrator via switches 1 and 2 using a two-phase clock.

<u>Solution</u>



From Chapter 9, it can be shown that,

 $v_{out}(t) \approx K \int v_{in}^* dt$  or  $-K \int V_{REF} dt$ 

depending on the carrier output.

If the sampled, analog input applied to an 8-bit successive-approximation converter is  $0.7V_{\text{REF}}$ , find the output digital word.

# <u>Solution</u>

Bit	Trial Digital Word $b_0b_1b_2b_3b_4b_5b_6b_7$	$DV_{REF} = \frac{b_0 \ b_1 \ b_2 \ b_3 \ b_4 \ b_5 \ b_6 \ b_7}{2 + 4 + 8 + 16 + 32 + 64 + 128 + 256}} V_{REF}$	$0.7V_{REF} > DV_{REF}$ ?	Decoded Bit
1	10000000	0.5V <sub>REF</sub>	Yes	1
2	11000000	$0.75V_{REF}$	No	0
3	10100000	$0.625 V_{REF}$	Yes	1
4	10110000	$0.6875 V_{REF}$	Yes	1
5	10111000	$0.71875 V_{REF}$	No	0
6	10110100	$0.703125V_{REF}$	No	0
7	10110010	$0.6953125V_{REF}$	Yes	1
8	10110011	0.69921875V <sub>REF</sub>	Yes	1

The digital word is 10110011

# Problem 10.7-02



Clock Period	$B_1 B_2 B_3 B_4$	Guessed $D_1 D_2 D_3 D_4$	V <sub>out</sub>	Comparator Output	Actual $D_1 D_2 D_3 D_4$
1	1000	1000	2.5V	1	1000
2	0 1 0 0	1 1 0 0	3.75V	0	1000
3	0010	1010	3.125V	0	1000
4	0001	1001	2.8125V	1	1001

For the successive approximation ADC shown in Fig. 10.7-7, sketch the voltage across capacitor  $C_1(v_{C1})$  and  $C_2(v_{C2})$  of Fig. 10.4-1 if the sampled analog input voltage is  $0.6V_{REF}$ . Assume that S2 and S3 closes in one clock period and S1 closes in the following clock period. Also, assume that one clock period exists between each successive iteration. What is the digital word out?



Assume that the input of Example 10.7-1 is  $0.8V_{\text{REF}}$  and find the digital output word to 6 bits. <u>Solution</u>

<i>b</i> <sub>0</sub> :	$V_{in}\left(0\right) = 0.8V_{REF}$	$\rightarrow$	$b_0 = 1$
<i>b</i> <sub>1</sub> :	$V_{in}(1) = 2(0.8V_{REF}) - V_{REF} = +0.6V_{REF}$	$\rightarrow$	$b_1 = 1$
<i>b</i> <sub>2</sub> :	$V_{in}(2) = 2(0.6V_{REF}) - V_{REF} = +0.2V_{REF}$	$\rightarrow$	$b_2 = 1$
<i>b</i> <sub>3</sub> :	$V_{in}(3) = 2(0.2V_{REF}) - V_{REF} = -0.6V_{REF}$	$\rightarrow$	$b_3 = 0$
<i>b</i> <sub>4</sub> :	$V_{in}(4) = 2(-0.6V_{REF}) + V_{REF} = -0.2V_{REF}$	$\rightarrow$	$b_4 = 0$
<i>b</i> <sub>5</sub> :	$V_{in}(5) = 2(-0.2V_{REF}) + V_{REF} = +0.6V_{REF}$	$\rightarrow$	$b_5 = 1$
	Digital output word = $1 \ 1 \ 1 \ 0 \ 0 \ 1$		

# Problem 10.7-05

Assume that the input of Example 10.7-1 is  $0.3215V_{\text{REF}}$  and find the digital output word to 8 bits.

<u>Solution</u>

<i>b</i> <sub>0</sub> :	$V_{in}(0) = 0.3215 V_{REF}$	$\rightarrow$	$b_0 = 1$
<i>b</i> <sub>1</sub> :	$V_{in}(1) = 2(0.3125V_{REF}) - V_{REF} = -0.357V_{REF}$	$\rightarrow$	$b_1 = 0$
<i>b</i> <sub>2</sub> :	$V_{in}(2) = 2(-0.357V_{REF}) + V_{REF} = +0.286V_{REF}$	$\rightarrow$	$b_2 = 1$
<i>b</i> <sub>3</sub> :	$V_{in}(3) = 2(0.286V_{REF}) - V_{REF} = -0.428V_{REF}$	$\rightarrow$	$b_3 = 0$
<i>b</i> <sub>4</sub> :	$V_{in}(4) = 2(-0.428V_{REF}) + V_{REF} = +0.144V_{REF}$	$\rightarrow$	$b_4 = 1$
<i>b</i> <sub>5</sub> :	$V_{in}(5) = 2(0.144V_{REF}) - V_{REF} = -0.712V_{REF}$	$\rightarrow$	$b_5 = 0$
b <sub>6</sub> :	$V_{in}(6) = 2(-0.712V_{REF}) + V_{REF} = -0.424V_{REF}$	$\rightarrow$	$b_4 = 0$
<i>b</i> <sub>7</sub> :	$V_{in}(7) = 2(-0.424V_{REF}) + V_{REF} = +0.152V_{REF}$	$\rightarrow$	$b_4 = 1$
	Digital output word = $10101001$		

Repeat Example 10.7-1 for 8 bits if the gain of two amplifiers actually have a gain of 2.1. *Solution* 

$$\begin{aligned} v_{in}^{*} &= \frac{1.50}{5.00} V_{REF} = 0.3 V_{REF} \\ b_{0}: \quad V_{in}(0) &= 0.3 V_{REF} \qquad \rightarrow \qquad b_{0} = 1 \\ b_{1}: \quad V_{in}(1) &= 2.1(0.3 V_{REF}) - V_{REF} = -0.37 V_{REF} \qquad \rightarrow \qquad b_{1} = 0 \\ b_{2}: \quad V_{in}(2) &= 2.1(-0.37 V_{REF}) + V_{REF} = +0.223 V_{REF} \qquad \rightarrow \qquad b_{2} = 1 \\ b_{3}: \quad V_{in}(3) &= 2.1(+0.223 V_{REF}) - V_{REF} = -0.5317 V_{REF} \qquad \rightarrow \qquad b_{3} = 0 \\ b_{4}: \quad V_{in}(4) &= 2.1(-0.5317 V_{REF}) + V_{REF} = -0.0634 V_{REF} \qquad \rightarrow \qquad b_{4} = 0 \\ b_{5}: \quad V_{in}(5) &= 2.1(-0.0634 V_{REF}) + V_{REF} = +0.86686 V_{REF} \qquad \rightarrow \qquad b_{5} = 1 \\ b_{6}: \quad V_{in}(6) &= 2.1(+0.86686 V_{REF}) - V_{REF} = +0.820406 V_{REF} \qquad \rightarrow \qquad b_{6} = 1 \\ b_{7}: \quad V_{in}(7) &= 2.1(+0.820406 V_{REF}) - V_{REF} = +0.820406 V_{REF} \rightarrow \qquad b_{6} = 1 \\ The ideal digital word for Ex. 10.7-1 is 1 0 1 0 0 1 1 0 \end{aligned}$$

We see that the amplifier with a gain of 2.1 causes an error in the  $8^{th}$  bit.

Assume that  $V_{in}^* = 0.7V_{REF}$  is applied to the pipeline algorithmic ADC of Fig. 10.7-9 with 5 stages. All elements of the converter are ideal except for the multiplier of 2 of the first stage, given as  $2(1+\varepsilon)$ . (a.) What is the smallest magnitude of  $\varepsilon$  that causes an error, assuming that the comparator offsets,  $V_{OS}$ , are all zero? (b.) Next, assume that the comparator offsets,  $V_{OS}$ , that causes an error, assuming that  $\varepsilon$  is zero?



Solution

Use the following table to solve this problem.

Stage No.	Bit Converted $(MSB \rightarrow LSB)$	V(i)	$V(i)$ with $\varepsilon(\iota) \neq 0$	$\mathcal{E}(i)^*$	$V(i)$ with $V_{OS}=0$
1	1	0.7	0.7	-	0.7
2	1	0.4	$1.4(1+\varepsilon)-1 = 0.4+1.4\varepsilon$	-0.286	0.4
3	0	-0.2	$2(0.4+1.4\varepsilon)-1 = -0.2+2.8\varepsilon$	0.0714	-0.2
4	1	0.6	$2(-0.2+2.8\varepsilon)+1 = 0.6+5.6\varepsilon$	-0.107	0.6
5	1	0.2	$2(0.6+5.6\varepsilon)-1 = 0.2+11.2\varepsilon$	-0.0178	0.2

\* $\varepsilon(i)$  is calculated by setting V(i) with  $\varepsilon \neq 0$  to zero.

From the above table we get the following results:

- :. From the fifth column, we see that the minimum  $|\varepsilon|$  is 0.0178
- (b.) The <u>minimum  $V_{OS} = \pm 0.2$  V</u>.

The input to a pipeline algorithmic ADC is 1.5V. If the ADC is ideal and  $V_{REF} = 5V$ , find the digital output word up to 8 bits in order of *MSB* to *LSB*. If  $V_{REF} = 5.2$  and the input is still 1.5V, at what bit does an error occur?

# <u>Solution</u>

The iterative relationship of an algorithmic ADC is,

 $v(i+1) = 2v(i) - b_i V_{REF}$  where  $b_i = 1$  if  $b_i = "1"$  and -1 if  $b_i = "0"$ .

Ideal case ( $V_{REF}=5V$ ):

i	v(i)	$b_i$	$2v(i) - b_i V_{REF}$
1	1.5	1	3 - 5 = -2
2	-2	0	-4 + 5 = 1
3	1	1	2 - 5 = -3
4	-3	0	-6 + 5 = -1
5	-1	0	-2 + 5 = 3
6	3	1	6 - 5 = 1
7	1	1	2 - 5 = -3
8	-3	0	

Actual case ( $V_{REF}$ =5.2V):

	u(i)	h	2u(i) h V = = =
i	V(l)	$\nu_i$	$2v(i) - b_i v REF$
1	1.5	1	3 - 5.2 = -2.2
2	-2.2	0	-4.4 + 5.2 = 0.8
3	0.8	1	1.6 - 5.2 = -3.6
4	-3.6	0	-7.2 + 5.2 = -2.0
5	-2.0	0	-4 + 5.2 = 1.2
6	1.2	1	2.4 - 5.2 = -2.8
7	-2.8	0	-5.6 + 5.2 = -0.6
8	-0.6	0	

The error occurs at the 7<sup>th</sup> bit.

If  $V_{in}^* = 0.1 V_{REF}$ , find the digital output of an ideal, 4-stage, algorithmic pipeline ADC. Repeat if the comparators of each stage have a dc voltage offset of 0.1V.

<u>Solution</u>

Ideal:

Stage <i>i</i>	<i>V</i> <sub><i>i</i>-1</sub>	$V_{i-1} > 0?$	Bit <i>i</i>
1	0.1	Yes	1
2	0.1x2 - 1.0 = -0.8	No	0
3	-0.8x2+1.0 = -0.6	No	0
4	-0.6x2+1.0 = -0.2	No	0

Offset = 0.1V:

$V_{i}$	$V_i = 2V_{i-1} - b_i V_{REF} + 0.1$							
	Stage <i>i</i>	<i>V</i> <sub><i>i</i>-1</sub>	$V_{i-1} > 0?$	Bit <i>i</i>				
	1	0.1	Yes	1				
	2	0.1x2 - 1.0 + 0.1 = -0.7	No	0				
	3	-0.7x2+1.0+0.1 = -0.3	No	0				
	4	-0.3x2+1.0+0.1 = +0.5	Yes	1				

An error will occur in the 4<sup>th</sup> bit when  $V_{in}^* = 0.1 V_{REF}$  and the offset voltage is 0.1V.

# Problem 10.7-10

Continue Example 10.7-3 out to the 10th bit and find the equivalent analog voltage.

<u>Solution</u>

 $v_{in}^* = 0.8 V_{REF}$ 

$$\begin{split} V_{a}(0) &= 2(0.8V_{REF}) = 1.6V_{REF}, & 1.6 \ V_{REF} > V_{REF} \implies b_{0} = 1 \\ V_{a}(1) &= 2(1.6V_{REF} - V_{REF}) = 1.2V_{REF}, & 1.2 \ V_{REF} > V_{REF} \implies b_{1} = 1 \end{split}$$

$$V_a(2) = 2(1.2V_{REF} - V_{REF}) = 0.4V_{REF}, \quad 0.4 \ V_{REF} < V_{REF} \implies b_2 = 0$$

$$V_a(3) = 2(0.4V_{REF} + 0) = 0.8V_{REF}, \qquad 0.8 V_{REF} < V_{REF} \implies b_3 = 0$$

(Note the ADC repeats at every 4 bits)

$$V_a(4) = 2(0.8V_{REF} + 0) = 1.6V_{REF},$$
 1.6  $V_{REF} > V_{REF} \implies b_4 = 1$ 

$$V_a(5) = 2(1.6V_{REF} - V_{REF}) = 1.2V_{REF}, \qquad 1.2 \ V_{REF} > V_{REF} \implies \qquad b_5 = 1$$

$$V_a(6) = 2(1.2V_{REF} - V_{REF}) = 0.4V_{REF}, \qquad 0.4 \ V_{REF} < V_{REF} \implies b_6 = 0$$

$$V_a(7) = 2(0.4V_{REF} + 0) = 0.8V_{REF}, \qquad 0.8 \ V_{REF} < V_{REF} \implies b_7 = 0$$

Repeats again.

:. <u>The digital output word is 1 1 0 0 1 1 0 0 1 1 0 0</u> ......

The analog equivalent is

$$V_{REF} \left( \frac{1}{2} + \frac{1}{4} + \frac{0}{8} + \frac{0}{16} + \frac{1}{32} + \frac{1}{64} + \frac{0}{128} + \frac{0}{256} + \frac{1}{512} + \frac{1}{1024} + \cdots \right)$$
  
= 0.79980469V\_{REF}

Repeat Example 10.7-3 if the gain of two amplifier actually has a gain of 2.1.



**Solution** 

(a.) A = 2.0. Assume  $V_{REF} = 1$  V.

<u>i</u>	v <sub>a</sub> (i)	$v_a(i) > V_{REF}$ ?	$b_i$	$v_b(i)$
1	2(0.8)=1.6	Yes	1	0.6
2	2(0.6)=1.2	Yes	1	0.2
3	2(0.2)=0.4	No	0	0.4
4	2(0.4)=0.8	No	0	0.8
5	2(0.8)=1.6	Yes	1	0.6

(b.) A = 2.1. Assume  $V_{REF} = 1$  V.

<u>i</u>	$v_a(i)$	$v_a(i) > V_{REF}$ ?	$b_i$	$v_b(i)$
1	2.1(0.8)=1.68	Yes	1	0.68
2	2.1(0.68)=1.428	Yes	1	0.428
3	2.1(0.428)=0.8988	No	0	0.8988
4	2.1(0.8988)=1.88748	Yes	1	0.88748
5	2.1(0.88748)=1.886371	Yes	1	0.886371

An error occurs in the 4<sup>th</sup> bit.

An algorithmic ADC is shown below where  $\phi_1$  and  $\phi_2$  are nonoverlapping clocks. Note that the conversion begins by connecting  $v_{in}^*$  to the input of the sample and hold during a  $\phi_2$  phase. The actual conversion begins with the next phase period,  $\phi_1$ . The output bit is taken at each successive  $\phi_2$  phase. (a.) What is the 8-bit digital output word if  $v_{in}^* = 0.3V_{REF}$ ? (b.) What is the equivalent analog of the digital output word? (c.) What is the largest value of comparator offset,  $V_{OS}$ , before an error is caused in part (a.) if  $V_{REF} = 1$ V?



**Solution** 

(a.)	Clock Period	Output of S/H (Normalized to $V_{REF}$ )	$v_C > 0?$	Digital Output
	Start	0.3V	Yes	-
	1	$(0.3 \cdot 2) - 1 = -0.4 V$	No	0
	2	(-0.4.2) + 1 = 0.2V	Yes	1
	3	$(0.2 \cdot 2) - 1 = -0.6 V$	No	0
	4	$(-0.6 \cdot 2) + 1 = -0.2 V$	No	0
	5	$(-0.2 \cdot 2) + 1 = 0.6 V$	Yes	1
	6	(0.6.2) - 1 = 0.2V	Yes	1
	7	$(0.2 \cdot 2) - 1 = -0.6 V$	No	0
	8	$(-0.6 \cdot 2) + 1 = -0.2 V$	No	0

(b.) 
$$V_{analog} = \left(\frac{1}{4} + \frac{1}{32} + \frac{1}{64}\right)V_{REF} = 0.296875V_{REF}$$

(c.) In part (a.) the output of the S/H never got smaller than  $\pm 0.2V_{REF} = \pm 0.2V$ .

Why are only  $2^{N-1}$  comparators required for a *N*-bit flash A/D converter? Give a logic diagram for the digital decoding network of Fig. 10.8-1 which will provide the correct digital output word.

## <u>Solution</u>

(See the solution for Problem 10.22 of the first edition)

### Problem 10.8-02

What are the comparator outputs in order of the upper to lower if  $V_{in}^*$  is  $0.6V_{REF}$  for the A/D converter of Fig. 10.8-1?

## <u>Solution</u>

The comparator outputs in order from the upper to lower of Fig. 10.8-1 for  $V_{in}^* = 0.6V_{REF}$  is

 $\underline{1\ 1\ 1\ 0\ 0\ 0\ 0}.$ 

Figure P10.8-3 shows a proposed implementation of the conventional 2-bit flash analog-todigital converter (digital encoding circuitry not shown) shown on the left with the circuit on the right. Find the values of  $C_1$ ,  $C_2$ , and  $C_3$  in terms of C that will accomplish the function of the conventional 2-bit flash analog-to-digital. Compare the performance of the two approaches from the viewpoints of comparator offset, speed of conversion, and accuracy of conversion assuming a CMOS integrated circuit implementation.





Figure S10.8-3A

Solution

Operation:



For the conventional flash ADC,  $v_i = V_{in}^* - \frac{2^{N-i}}{2^N} V_{REF}$ . For N = 2, we get

∴	$\frac{2^{N}-i}{2^{N}} = \frac{1}{C}$	$\frac{C}{+C_i} \rightarrow$	$C_i = \left(\frac{i}{2^{N i}}\right)C$	For $N = 2$ , we get $\underline{C_1} = C/3$ , $\underline{C_2} = C$ , and $\underline{C_3} = 3C$
---	---------------------------------------	------------------------------	-----------------------------------------	---------------------------------------------------------------------------------------------------

ADC	Comp. Offset	Conv. Speed	Accuracy	Other Aspects
Conv. Flash ADC	$\leq \pm 0.5 LSB$	Fast	Poor	Equal R's
Proposed ADC	Autozeroed	Faster, comp. is simpler	Better	Unequal C's, No CMRR problems

Two versions of a 2-bit, flash A-D converter are shown in Fig. P10.8-5. Design  $R_1$ ,  $R_2$ , and  $R_3$ to make the right-hand version be equivalent to the left-hand version of the 2-bit flash A-D converter. Compare the performance advantages and disadvantages between the two A-D converters.



**Solution** 

Proposed Flash ADC Figure S10.8-04

For the proposed ADC, the comparators must switch at  $V_{in}^* = 0.75V_{REF}$ ,  $0.5V_{REF}$  and  $0.25V_{REF}$  for comparators, 1,2, and 3, respectively.

$$\therefore v_1 = \left(\frac{R_1}{R+R_1}\right) V_{in}^* - \left(\frac{R}{R+R_1}\right) V_{REF} = 0 \quad \rightarrow \quad V_{in}^* = \left(\frac{R}{R_1}\right) V_{REF} \quad \rightarrow \quad R_1 = (4/3)R$$

$$v_2 = \left(\frac{R_2}{R+R_2}\right) V_{in}^* - \left(\frac{R}{R+R_1}\right) V_{REF} = 0 \quad \rightarrow \quad V_{in}^* = \left(\frac{R}{R_2}\right) V_{REF} \quad \rightarrow \quad R_2 = 2R$$
and

and

$$v_3 = \left(\frac{R_3}{R+R_3}\right) V_{in}^* - \left(\frac{R}{R+R_3}\right) V_{REF} = 0 \quad \rightarrow \quad V_{in}^* = \left(\frac{R}{R_3}\right) V_{REF} \quad \rightarrow \quad R_3 = 4R$$

Comparison:

	Conventional Flash ADC	Proposed Flash ADC
Advantages	Less resistor area Guaranteed monotonic All resistors are equal $V_{in}^*$ does not supply current Faster- $V_{in}^*$ directly connected	Insensitive to CM effects Positive input grounded No high impedance nodes, fast
Disadvantages	Sensitive to CM effects High impedances nodes-only a disadvantage if $V_{REF}$ changes.	More resistor area Can be nonmonotonic Resistor spread of $2^N$ $V_{in}^*$ must supply current More noise because more resistors

Part of a 6-bit, flash ADC is shown. The comparators have a dominant pole at  $10^3$  radians/sec, a dc gain of  $10^4$  a slew rate of  $3V/\mu$ s, and a binary output voltage of 1V and 0V. Assume that the conversion time is the time required for the comparator to go from its initial state to halfway to is final state. What is the maximum conversion rate of this ADC if  $V_{REF} = 5V$ ? Assume the resistor ladder is ideal.

### Solution:

The output of the *i*-th comparator can be found by taking the inverse Laplace transform of,

$$V_{out}(s) = \left(\frac{A_o}{(s/10^3) + 1}\right) \cdot \left(\frac{v_{in}^* - V_{Ri}}{s}\right)$$

to get,

$$v_{out}(t) = A_o(1 - e^{-10^3 t})(v_{in}^* - V_{Ri}).$$

The worst case occurs when

$$v_{in}^* V_{Ri} = 0.5 V_{LSB} = \frac{V_{REF}}{2^7} = \frac{5}{128}$$
  
 $\therefore 0.5 \text{V} = 10^4 (1 - \text{e}^{-10^3 \text{T}})(5/128) \rightarrow \frac{64}{5 \cdot 10^4} = 1 - \text{e}^{-10^3 \text{T}}$ 

or, 
$$e^{-10^3T} = 1 - \frac{64}{50,000} = 0.99872 \rightarrow T = 10^{-3} \ln(1.00128) = 2.806 \mu s$$

$$\therefore \text{ Maximum conversion rate} = \frac{1}{2.806\mu\text{s}} = 0.356\text{x}10^6 \text{ samples/second}$$

Check the influence of the slew rate on this answer.

$$SR = 3V/\mu s \rightarrow \frac{\Delta V}{\Delta T} = 3V/\mu s \rightarrow \Delta V = 3V/\mu s (2.806\mu s) = 8.42V > 1V$$

Therefore, slew rate does not influence the maximum conversion rate.

A flash ADC uses op amps as comparators. The power supply to the op amps is +5V and ground. Assume that the output swing of the op amp is from ground to +5V. The range of the analog input signal is from 1V to 4V ( $V_{REF} = 3V$ ). The op amps are ideal except that the output voltage is given as

 $v_o = 1000 (v_{id} + V_{OS}) + A_{cm} v_{cm}$ where  $v_{id}$  is the differential input voltage to the op amp,  $A_{cm}$  is the common mode gain of the op amp,  $v_{cm}$  is the common mode input voltage to the op amp, and  $V_{OS}$  is the dc input offset voltage of the op amp. (a.) If  $A_{cm} = 1$ V/V and  $V_{OS} = 0$ V, what is the maximum number of bits that can be converted by the flash ADC assuming everything else is ideal. Use a worst case approach. (b.) If  $A_{cm} = 0$  and  $V_{OS} = 40$ mV, what is the maximum number of bits that can be converted by the flash ADC assuming everything else is ideal. Use a worst case approach.

#### **Solution**

(a.)  $\Delta v_o = 5V = 1000 \Delta v_{id} \pm 1 v_{cm}$ 

Choose  $v_{cm} = 4V$  as the worst case.

$$\therefore \qquad \Delta v_{id} = \frac{5+4}{1000} = \frac{9}{1000} \le \frac{V_{REF}}{2^{N+1}} = \frac{3}{2^{N+1}}$$
$$2^{N+1} \le \frac{1000\cdot3}{9} \qquad \to \qquad 2^N \le \frac{500\cdot3}{9} = 167 \qquad \to \qquad \underline{N=7}$$

(b.)  $\Delta v_o = 5V = 1000 \Delta v_{id} \pm 1000 \cdot 40 \text{mV}$ 

$$\Delta v_{id} = \frac{5 \cdot (\pm 1000 \cdot 40 \text{mV})}{1000} = 5 \text{mV} - (\pm 40 \text{mV}) = 45 \text{mV} \text{ (worst case)}$$
  
$$\therefore \qquad 45 \text{mV} \le \frac{3}{2^{N+1}} \qquad \rightarrow \qquad 2^N \le \frac{3}{45 \text{mV}} \qquad \rightarrow \qquad 2^N \le \frac{3000}{2 \cdot 45} = 33.33$$

$$\therefore \qquad \underline{N=5}$$

#### Problem 10.8-07

For the interpolating ADC of Fig. 10.8-3, find the accuracy required for the resistors connected between  $V_{REF}$  and ground using a worst case approach. Repeat this analysis for the eight series interpolating resistors using a worst case approach.

#### <u>Solution</u>

All of the resistors must have the accuracy of  $\pm 0.5LSB$ . This accuracy is found as

$$INL = 2^{N-1} \frac{\Delta R}{R} < 0.5$$

If N = 3, then

$$2^2 \frac{\Delta R}{R} < 0.5 \qquad \rightarrow \qquad \frac{\Delta R}{R} < \frac{1}{8} = \underline{12.5\%}$$

Assume that the input capacitance to the 8 comparators of Fig. 10.8-6 are equal. Calculate the relative delays from the output of amplifiers  $A_1$  and  $A_2$  to each of the 8 comparator inputs.

# <u>Solution</u>

Solve by finding the equivalent resistance seen from each comparator,  $R_{eq.}(i)$  This resistance times the input capacitance, C, to each comparator will be proportional to the delay.

$$\begin{split} R_{eq.}(1) &= 0.25R + R || 3R = 0.25R + 0.75R = R \\ R_{eq.}(2) &= 2R || 2R = R \\ R_{eq.}(3) &= 0.25R + R || 3R = 0.25R + 0.75R = R \\ R_{eq.}(4) &= R \\ \text{Similarly,} \\ R_{eq.}(5) &= R \\ R_{eq.}(6) &= R \\ R_{eq.}(7) &= R \\ R_{eq.}(8) &= R \end{split}$$

Therefore,  $\tau = R_{eq.}(i)C$  are all equal and <u>all delays are equal</u>.

### Problem 10.8-09

What number of comparators are needed for a folding and interpolating ADC that has the number of coarse bits as n1 = 3 and the number of fine bits as n2 = 4 and uses an interpolation of 4 on the fine bits? How many comparators would be needed for an equivalent 7-bit flash ADC?

<u>Solution</u>

 $n1 = 3 \implies 2^3 - 1 = 7$  $n2 = 4 \implies 2^4 - 1 = 15$ 

Therefore, 21 comparators are needed compared with  $2^{7}-1 = 127$  for a 7-bit flash.

Give a schematic for a folder having a single-ended output that varies between 1V and 3V, starts at 1V, ends at 1V and passes through 2V six times.

# <u>Solution</u>

See the circuit schematic below.


A pipeline, ADC is shown in Fig. P10.8-11. Plot the output-input characteristic of this ADC if  $V_{REF1} = 0.75V_{REF}$ ,  $V_{REF2} = V_{REF}$ ,  $V_{REF3} = 0.75V_{REF}$ ,  $V_{REF4} = 1.25V_{REF}$ , and A = 4. Express the *INL* and the *DNL* in terms of a +*LSB* and a -*LSB* value and determine whether the converter is monotonic or not. (F93E2P2)



**Solution** 

Observations:

:. First stage changes at  $v_{in}(1) = (3/16)V_{REF}$ ,  $(6/16)V_{REF}$ ,  $(9/16)V_{REF}$  and  $(12/16)V_{REF}$ .

$$\therefore \qquad v_{out}(1) = \left(\frac{b_0}{2} + \frac{b_1}{4}\right) V_{REF}$$

3.) Second stage changes at  $v_{in}(2) = (3/16)V_{REF}$ ,  $(6/16)V_{REF}$ ,  $(9/16)V_{REF}$  and  $(12/16)V_{REF}$ . 4.)  $v_{in}(2) = 4[v_{in}(1) - v_{out}(1)]$  or  $v_{in}(1) = (1/4)v_{in}(2) + v_{out}(1)$ 

Value of $v_{in}(1)$ where a change	$b_0$	$b_1$	$v_{out}(1$	$v_{in}(2)$	$b_2$	<i>b</i> <sub>3</sub>	Comments
occurs			)				
0	0	0	0	0	0	0	Starting point
(1/4)x(3/16)=0.75/16	0	0	0	3/16	0	1	
(1/4)x(6/16)=1.50/16	0	0	0	6/16	1	0	
(1/4)x(9/16)=2.25/16	0	0	0	9/16	1	1	
3/16	0	1	4/16	-4/16	0	0	Stage 1 switches
(1/4)x(3/16)+(4/16)=4.75/16	0	1	4/16	3/16	0	1	
(1/4)x(6/16)+(4/16)=5.50/16	0	1	4/16	6/16	1	0	
6/16	1	0	8/16	-8/16	0	0	Stage 1 switches
(1/4)x(3/16)+(8/16)=8.75/16	1	0	8/16	3/16	0	1	
9/16	1	1	12/16	-12/16	0	0	Stage 1 switches
(1/4)x(3/16)+(12/16)=12.75/16	1	1	12/16	3/16	0	1	
(1/4)x(6/16)+(12/16)=13.50/16	1	1	12/16	6/16	1	0	
(1/4)x(9/16)+(12/16)=14.25/16	1	1	12/16	9/16	1	1	

Plot is on the next page.



Problem 10.8-11- Continued

A pipeline, ADC is shown below. Plot the output-input characteristic of this ADC if  $V_{REF1} = V_{REF2} = 0.75V_{REF}$  and all else is ideal ( $V_{REF3} = V_{REF4} = V_{REF}$  and A = 4). Express the *INL* and the *DNL* in terms of a +*LSB* and a -*LSB* value and determine whether the converter is monotonic or not.



<u>Solution</u>

The first stage changes when  $v_{in}(1) = \frac{3}{16}V_{REF}$ ,  $\frac{6}{16}V_{REF}$ ,  $\frac{9}{16}V_{REF}$ , and  $\frac{12}{16}V_{REF}$ . The second stage changes when  $v_{in}(2) = \frac{4}{16}V_{REF}$ ,  $\frac{8}{16}V_{REF}$ ,  $\frac{12}{16}V_{REF}$ , and  $\frac{16}{16}V_{REF}$ . Therefore,

$v_{in}(1)$	$b_1$	$b_2$	$v_{out}(1)$	$v_{in}(2) = 4v_{in}(1) - 4v_{out}(1)$	<i>b</i> <sub>3</sub>	$b_4$
0	0	0	0	0	0	0
1/16	0	0	0	4/16 = 1/4	0	1
2/16	0	0	0	8/16 = 2/4	1	0
3/16	0	1	3/16	12/16 - 12/16 = 0	0	0
4/16	0	1	3/16	16/16-12/16 = 4/16	0	1
5/16	0	1	3/16	20/16-12/16 = 8/16	1	0
6/16	1	0	6/16	24/16-24/16 = 0	0	0
7/16	1	0	6/16	28/16-24/16 = 4/16	0	1
8/16	1	0	6/16	32/16-24/16= 8/16	1	0
9/16	1	1	9/16	36/16-36/16	0	0
10/16	1	1	9/16	40/16-36/16 = 4/16	0	1
11/16	1	1	9/16	44/16-36/16 = 8/16	1	0
12/16	1	1	9/16	48/16-36/16 12/16	1	1
13/16	1	1	9/16	52/16-36/16 = 16/16	1	1
14/16	1	1	9/16	56/16-36/16 = 20/16	1	1
15/16	1	1	9/16	60/16-36/16 = 24/16	1	1



ADC Characteristic Plot:



From the above plot we see that:

<u>+INL = 3LSB, -INL = 0LSB, +DNL = 1LSB and -DNL = 0LSB</u>(Note that we cannot say that the ADC has <math>-1LSB for -DNL when the ADC saturates.) The ADC is monotonic.</u>

Repeat Problem 11 if (a.) A = 2 and (b.) A = 6 and all other values of the ADC are ideal.



**Solution** 

(a.) A = 2. Observations:

:. First stage changes at  $v_{in}(1) = (4/16)V_{REF}$ ,  $(8/16)V_{REF}$ , and  $(12/16)V_{REF}$ .

 $\therefore \qquad v_{out}(1) = \left(\frac{b_0}{2} + \frac{b_1}{4}\right) V_{REF}$ 

3.) 2nd stage changes at  $v_{in}(2) = (4/16)V_{REF}$ ,  $(8/16)V_{REF}$ , and  $(12/16)V_{REF}$ . 4.)  $v_{in}(2) = 2[v_{in}(1) - v_{out}(1)]$  or  $v_{in}(1) = (1/2)v_{in}(2) + v_{out}(1)$ 

Value of $v_{in}(1)$ where a change	$b_0$	$b_1$	$v_{out}(1)$	$v_{in}(2)$	$b_2$	$b_3$	Comments
occurs							
0	0	0	0	0	0	0	Starting point
(1/2)x(4/16)=2/16	0	0	0	4/16	0	1	
(1/2)x(8/16)=4/16	0	1	4/16	0	0	0	Stage 1 switches
(1/2)x(4/16)+(4/16)=6/16	0	1	4/16	4/16	0	1	
(1/2)x(8/16)+(4/16)=8/16	1	0	8/16	0	0	0	Stage 1 switches
(1/2)x(4/16)+(8/16)=10/16	1	0	8/16	4/16	0	1	
(1/2)x(8/16)+(8/16)=12/16	1	1	12/16	0	0	0	Stage 1 switches
(1/2)x(4/16)+(12/16)=14/16	1	1	12/16	4/16	0	1	

With a gain of 2, the second stage sees  $v_{in}(2) = 2[v_{in}(1) - v_{out}(1)]$ .  $v_{in}(2)$  will never exceed  $0.25V_{REF}$  before the first stage output brings  $v_{in}(2)$  back to zero. As a consequence,  $b_2$  is stuck at zero. The plot is on the next page. It can seen from the plot that INL = +0LSB and -2LSB, DNL = +2LSB and -0LSB. The ADC is monotonic.

Value of $v_{in}(1)$ where a change	$b_0$	$b_1$	$v_{out}(1)$	$v_{in}(2)$	$b_2$	<i>b</i> <sub>3</sub>	Comments
occurs							
0	0	0	0	0	0	0	Starting point
(1/6)x(4/16)=0.667/16	0	0	0	4/16	0	1	
(1/6)x(8/16) = 1.333/16	0	0	0	8/16	1	0	
(1/6)x(12/16)=2/16	0	0	0	12/16	1	1	
4/16	0	1	4/16	0	0	0	Stage 1 switches
(1/6)x(4/16)+(4/16)=4.667/16	0	1	4/16	4/16	0	1	

(b.) A = 6.  $v_{in}(2) = 6[v_{in}(1) - v_{out}(1)]$  or  $v_{in}(1) = (1/6) v_{in}(2) + v_{out}(1)$ 

Value of $v_{in}(1)$ where a change	$b_0$	$b_1$	$v_{out}(1)$	$v_{in}(2)$	$b_2$	$b_3$	Comments
occurs							
(1/6)x(8/16)+(4/16)=5.333/16	0	1	4/16	8/16	1	0	
(1/6)x(12/16)+(4/16)=6/16	0	1	4/16	12/16	1	1	
8/16	1	0	8/16	0	0	0	Stage 1 switches
(1/6)x(4/16)+(8/16)=8.667/16	1	0	8/16	4/16	0	1	
(1/6)x(8/16)+(8/16)=9.333/16	1	0	8/16	8/16	1	0	
(1/6)x(12/16)+(8/16)=10/16	1	0	8/16	12/16	1	1	
12/16	1	1	12/16	0	0	0	Stage 1 switches
(1/6)x(4/16)+(12/16)=12.667/16	1	1	12/16	4/16	0	1	
(1/6)x(8/16)+(12/16)=13.333/16	1	1	12/16	8/16	1	0	
(1/6)x(12/16)+(12/16)=14/16	1	1	12/16	12/16	1	1	

Problem 10.8-13 - Continued

It can seen from the plot below that  $INL = \pm 1LSB$  and -0LSB,  $DNL = \pm 0LSB$ . The ADC is monotonic.



For the pipeline ADC shown, the reference voltage to the DAC of the first stage is  $V_{REF} \pm \Delta V_{REF}$ . If all else is ideal, what is the smallest value of  $\Delta V_{REF}$  that will keep the *INLA* to within (a.)  $\pm 0.5LSB$  and (b.)  $\pm 1LSB$ ?



<u>Solution</u>

$$V_{out}(1) = \text{Ideal} \pm \text{Error} = \left(\frac{b_1}{2} + \frac{b_2}{4}\right) V_{REF} \pm \left(\frac{b_1}{2} + \frac{b_2}{4}\right) \Delta V_{REF}$$
$$V_{out}(2) = V_{in}(1) - V_{out}(1) = V_{in}(1) - \left(\frac{b_1}{2} + \frac{b_2}{4}\right) V_{REF} \pm \left(\frac{b_1}{2} + \frac{b_2}{4}\right) \Delta V_{REF}$$
The second stage switches at  $V_{in} = \frac{116}{2} \frac{2V_{in}}{4} + \frac{116}{$ 

The second stage switches at  $V_{REF}/16$ ,  $2V_{REF}/16$ ,  $3V_{REF}/16$ , and  $4V_{REF}/16$ . Therefore the *LSB* is  $V_{REF}/16$ .

(a.)  $INLA = \pm 0.5LSB$ 

$$\left(\frac{b_1}{2} + \frac{b_2}{4}\right) \Delta V_{REF} \leq \frac{\pm V_{REF}}{32}$$

When  $b_1$  and  $b_2$  are both 1 corresponds to the worst case.

$$\therefore \quad \Delta V_{REF} \leq \frac{4}{3} \frac{\pm V_{REF}}{32} = \frac{\pm V_{REF}}{24}$$
(b.)  $INLA = \pm 0.5LSB$ 

$$\left(\frac{b_1}{2} + \frac{b_2}{4}\right) \Delta V_{REF} \leq \frac{\pm V_{REF}}{16}$$

$$\therefore \quad \Delta V_{REF} \leq \frac{4}{3} \frac{\pm V_{REF}}{16} = \frac{\pm V_{REF}}{12}$$

A 4-bit ADC consisting of two, 2-bit stages (pipes) is shown. Assume that the 2-bit ADC's and the 2-bit DAC function ideally. Also, assume that  $V_{REF} = 1V$ . The ideal value of the scaling factor, k, is 4. Find the maximum and minimum value of k that will not cause an error in the 4-bit ADC. Express the tolerance of k in terms of a plus and minus percentage.



#### <u>Solutions</u>

The input to the second ADC is  $v_{in}(2) = k \left[ v_{in}(1) - \left( \frac{b_1}{2} + \frac{b_2}{4} \right) \right].$ 

If we designate this voltage as  $v'_{in}(2)$  when k = 4, then the difference between  $v_{in}(2)$  and  $v'_{in}(2)$  must be less than  $\pm 1/8$  or the *LSB* bits will be in error. Therefore:

Therefore:

$$\left|v_{in}(2) - v'_{in}(2)\right| = \left|k \ v_{in}(1) - k\left(\frac{b_1}{2} + \frac{b_2}{4}\right) - 4 \ v_{in}(1) + 4\left(\frac{b_1}{2} + \frac{b_2}{4}\right)\right| \le \frac{1}{8}$$

If  $k = 4 + \Delta k$ , then

$$\left| 4 v_{in}(1) + \Delta k v_{in}(1) - 4 \left( \frac{b_1 + b_2}{2} + \frac{b_1 + b_2}{4} \right) - \Delta k \left( \frac{b_1 + b_2}{2} + \frac{b_1 + b_2}{4} \right) - 4 v_{in}(1) + 4 \left( \frac{b_1 + b_2}{2} + \frac{b_1 + b_2}{4} \right) \right| \le \frac{1}{8}$$

or

$$\Delta k \left| v_{in}(1) - \left( \frac{b_1}{2} + \frac{b_2}{4} \right) \right| \le \frac{1}{8}$$
.

The largest value of  $\left| v_{in}(1) - \left( \frac{b_1}{2} + \frac{b_2}{4} \right) \right|$  is 1/4 for any value of  $v_{in}(1)$  from 0 to  $V_{REF}$ . Therefore,

$$\frac{\Delta k}{4} \le \frac{1}{8} \implies \Delta k \le 1/2.$$

Therefore the tolerance of k is  $\frac{\Delta k}{k} = \frac{\pm 1}{2 \cdot 4} = \frac{\pm 1}{8} \Rightarrow \pm 12.5\%$ 

The pipeline, analog-to-digital converter shown in Fig. P10.8-16 uses two identical, ideal, twobit stages to achieve a 4-bit analog-to-digital converter. Assume that the bits,  $b_2$  and  $b_3$ , have been mistakenly interchanged inside the second-stage ADC. Plot the output-input characteristics of the converter, express the INL and DNL in terms of a +LSB and a -LSB, and determine whether the converter is monotonic or not.

#### <u>Solution</u>

$v_{in}(1)$	$b_0$	$b_1$	$v_{out}(1)$	$v_{in}(2)$	$b_2$	$b_3$
0	0	0	0	0	0	0
1/16	0	0	0	1/16	1	0
2/16	0	0	0	2/16	0	1
3/16	0	0	0	3/16	1	1
4/16	0	1	4/16	0	0	0
5/16	0	1	4/16	1/16	1	0
6/16	0	1	4/16	2/16	0	1
7/16	0	1	4/16	3/16	1	1
8/16	1	0	8/16	0	0	0
9/16	1	0	8/16	1/16	1	0
10/16	1	0	8/16	2/16	0	1
11/16	1	0	8/16	3/16	1	1
12/16	1	1	12/16	0	0	0
12/16	1	1	12/16	1/16	1	0
13/16	1	1	12/16	2/16	0	1
14/16	1	1	12/16	3/16	1	1

The plot on the next page shows that the  $INL = \pm 1LSB$  and  $DNL = \pm 1LSB$  and -2LSB. The ADC is not monotonic.





A first-order, delta-sigma modulator is shown in Fig. P10.9-1. Find the magnitude of the output spectral noise with  $V_{in}(z) = 0$  and determine the bandwidth of a 10-bit analog-to-digital converter if the sampling frequency,  $f_s$ , is 10 MHz and k = 1. Repeat for k = 0.5.

### Solution



Figure P10.9-1

From the block diagram, we can write,

$$V_{out}(z) = \frac{\Delta}{\sqrt{12}} + \frac{k}{z \cdot 1} \left[ V_{in}(z) - V_{out}(z) \right]$$

Solving for  $V_{out}(z)$  gives,

$$V_{out}(z) = \left(\frac{z \cdot 1}{z \cdot 1 + k}\right) \left[\frac{\Delta}{\sqrt{12}} + \frac{kV_{in}(z)}{z \cdot 1}\right] = \left(\frac{z \cdot 1}{z \cdot 1 + k}\right) \frac{\Delta}{\sqrt{12}} \quad \text{if } V_{in}(z) = 0$$
  
$$\therefore \qquad H(z) = \left(\frac{z \cdot 1}{z \cdot 1 + k}\right) \qquad \rightarrow \qquad H(e^{j\omega T}) = \frac{e^{j\omega T} \cdot 1}{e^{j\omega T} \cdot 1 + k} = \frac{e^{j\omega T/2} \cdot e^{-j\omega T/2}}{e^{j\omega T/2} \cdot e^{-j\omega T/2} + ke^{-j\omega T/2}}$$
  
$$H(e^{j\omega T}) = \frac{2j\sin(\omega T/2)}{2j\sin(\omega T/2) + k[\cos(\omega T/2) - j\cos(\omega T/2)]} = \frac{2\tan(\omega T/2)}{(2 \cdot k)\tan(\omega T/2) - jk}$$

Find the bandwidth by setting  $|H(e^{j\omega T})|^2 = 0.5$ .

$$|H(e^{j\omega T})|^{2} = \frac{4\tan^{2}(\omega T/2)}{(2-k)^{2}\tan^{2}(\omega T/2) + k^{2}} = 0.5 \rightarrow 8\tan^{2}(\omega T/2) = (2-k)^{2}\tan^{2}(\omega T/2) + k^{2}$$

$$\tan^{2}(\omega T/2)[8 - (2-k)^{2}] = k^{2} \rightarrow \omega T/2 = \tan^{-1}\left[\sqrt{\frac{k^{2}}{8 - (2-k)^{2}}}\right]$$

$$\omega = \frac{2}{T}\tan^{-1}\left[\frac{k}{\sqrt{8 - (2-k)^{2}}}\right] = 2f_{s}\tan^{-1}\left[\frac{k}{\sqrt{8 - (2-k)^{2}}}\right]$$
For  $k = 1$ ,

For 
$$k = 1$$
,

$$\omega_{-3dB} = 2f_s \tan^{-1} \left[ \frac{1}{\sqrt{4}} \right] = \underline{0.927 \times 10^7 \text{ rads/sec}} \rightarrow 1.476 \text{ MHz}$$
  
For  $k = 0.5$ ,

$$\omega_{-3dB} = 2f_s \tan^{-1} \left[ \frac{0.5}{\sqrt{8 - \frac{9}{4}}} \right] = \frac{0.411 \times 10^7 \text{ rads/sec} \rightarrow 0.654 \text{ MHz}}{0.654 \text{ MHz}}$$

Note that the results are independent of the number of bits because *H* is the noise transfer function.

The specification for an oversampled analog-to-digital converter is 16-bits with a bandwidth of 100kHz and a sampling frequency of 10MHz. (a.) What is the minimum number of loops in a Sodini modulator using a 1-bit quantizer ( $\Delta = V_{REF}/2$ ) that will meet this specification? (b.) If the Sodini modulator has two loops, what is the minimum number of bits for the quantizer to meet the specification?

### **Solution**

The general formula for the L-th order Sodini loop is,

$$n_{\rm o} = \frac{\Delta}{\sqrt{12}} \frac{\pi^L}{\sqrt{2L+1}} \left(\frac{2f_B}{f_s}\right)^{L+0.5}$$

(a.)  $\Delta$ (quantizer) = 0.5 $V_{REF}$  and an  $LSB = \frac{V_{REF}}{2^{16}}$ 

$$\therefore \qquad n_{\rm o} = \leq LSB \quad \Rightarrow \qquad \frac{V_{REF}}{2\sqrt{12}} \frac{\pi^L}{\sqrt{2L+1}} \left(\frac{200}{10,000}\right)^{L+0.5} \leq \frac{V_{REF}}{2^{16}}$$

or

$$\frac{2^{15}}{\sqrt{12}} \frac{\pi^L}{\sqrt{2L+1}} \left(\frac{1}{50}\right)^{L+0.5} \le 1 \qquad \Rightarrow \qquad \underline{L \ge 3}$$

(b.)  $\Delta$ (quantizer) =  $\frac{V_{REF}}{2^b}$ , where b = no. of bits

$$\therefore \qquad n_{0} = \frac{V_{REF}}{2^{b}} \frac{\pi^{2}}{\sqrt{12}\sqrt{5}} \left(\frac{1}{50}\right)^{2.5} \le \frac{V_{REF}}{2^{16}}$$
$$2^{b} \ge \frac{2^{16}\pi^{2}}{\sqrt{12}\sqrt{5}} \left(\frac{1}{50}\right)^{2.5} = 4.7237$$

$$\therefore \quad \underline{b=3}$$

Draw a single-ended switched capacitor realization of everything within the dashed box of the delta-sigma modulator. Assume that the output of the 1-bit DAC is  $\pm 0.5V_{REF}$ . Be sure to show

the phases of the switches ( $\phi_1$  and  $\phi_2$ ).



## <u>Solution</u>

Note that the inner loop is equal to  $\frac{z^{-1}}{1-z^{-1}}$  which is a switched capacitor noninverting integrator. Therefore a possible realization of the dashed box is shown below.



The modulation noise spectral density of a second-order, 1-bit  $\Sigma\Delta$  modulator is given as

$$|N(f)| = \frac{4\Delta}{\sqrt{12}} \sqrt{\frac{2}{f_s}} \sin^2\left(\frac{\omega\tau}{4}\right)$$

where  $\Delta$  is the signal level out of the 1-bit quantizer and  $f_s = (1/\tau) =$  the sampling frequency and is 10MHz. Find the signal bandwidth,  $f_B$ , in Hz if the modulator is to be used in an 18 bit oversampled ADC. Be sure to state any assumption you use in working this problem.

### **Solution**

The rms noise in the band 0 to  $f_B$  can be found as,

$$n_{o}^{2} = \int_{0}^{f_{B}} |N(f)|^{2} df = \frac{16\Delta^{2}}{12} \frac{2}{f_{s}} \int_{0}^{f_{B}} \sin^{4}\left(\frac{\omega}{4f_{s}}\right) df$$
Assume that  $\frac{\omega}{4f_{s}} = \frac{2\pi f}{4f_{s}} = \frac{\pi f}{2f_{s}} << 1$  so that  $\sin^{4}\left(\frac{\omega}{4f_{s}}\right) \approx \frac{\omega}{4f_{s}}$ 

$$\therefore \quad n_{o}^{2} = \frac{8}{3} \frac{\Delta^{2}}{f_{s}} \int_{0}^{f_{B}} \left(\frac{2\pi f}{4f_{s}}\right)^{4} df = = \frac{8}{3} \frac{\Delta^{2}}{f_{s}} \left(\frac{\pi^{4}}{16f_{s}^{4}}\right)^{f_{B}}_{0} f^{4} df$$

$$= \frac{8}{3} \frac{\Delta^{2} \pi^{4}}{16} \frac{1}{5} \left(\frac{f_{B}}{f_{s}}\right)^{5} = \frac{8}{15} \frac{\Delta^{2} \pi^{4}}{16} \left(\frac{f_{B}}{f_{s}}\right)^{5}$$

$$n_{o} = \sqrt{\frac{8}{15}} \frac{\Delta\pi^{2}}{4} \left(\frac{f_{B}}{f_{s}}\right)^{5/2}$$

Assume that  $\Delta \approx V_{REF}$ . For an 18-bit converter, we get

$$n_{o} \leq \frac{V_{REF}}{2^{18}} = \frac{\Delta}{2^{18}} \rightarrow \sqrt{\frac{8}{15}} \frac{\Delta \pi^{2}}{4} \left(\frac{f_{B}}{f_{s}}\right)^{5/2} \leq \frac{\Delta}{2^{18}}$$
$$\left(\frac{f_{B}}{f_{s}}\right)^{5/2} \leq \sqrt{\frac{15}{8}} \frac{4}{\Delta \pi^{2}} \frac{1}{2^{18}} = \frac{0.555}{2^{18}} = 2.117 \times 10^{-6}$$
$$\frac{f_{B}}{f_{s}} \leq 0.005373 \rightarrow \underline{f_{B}} = 53.74 \text{ kHz}$$

The noise power in the signal band of zero to  $f_B$  of a *L*-th order, oversampling ADC is given as

$$n_{\rm o} = \frac{\Delta}{\sqrt{12}} \frac{\pi^L}{\sqrt{2L+1}} \left(\frac{2f_B}{f_s}\right)^{L+0.5}$$

where  $f_s$  is the sampling frequency.

$$\Delta = \frac{V_{REF}}{2^b}$$

and b is the number of bits of the quantizer. Find the minimum oversampling ratio, OSR  $(=f_s/f_B)$ , for the following cases:

(a.) A 1-bit quantizer, third-order loop, 16 bit oversampled ADC.

(b.) A 2-bit quantizer, third-order loop, 16 bit oversampled ADC.

(c.) A 3-bit quantizer, second-order loop, 16 bit oversampled ADC.

#### <u>Solution</u>

$$\begin{array}{ll} \text{(a.)} & n_{0} = \frac{V_{REF}}{2\sqrt{12}} \frac{\pi^{3}}{\sqrt{7}} \left(\frac{2f_{B}}{f_{s}}\right)^{3.5} \leq \frac{V_{REF}}{2^{16}} \rightarrow \left(\frac{f_{B}}{f_{s}}\right)^{3.5} \leq \frac{\sqrt{42}}{\pi^{3}2^{18}} = 7.9732 \times 10^{-7} \rightarrow \frac{f_{B}}{f_{s}} \leq 0.0181 \\ & \vdots & \boxed{\frac{f_{s}}{f_{B}} = \text{OSR} \geq 55.26} \\ \text{(b.)} & n_{0} = \frac{V_{REF}}{2^{2}\sqrt{12}} \frac{\pi^{3}}{\sqrt{7}} \left(\frac{2f_{B}}{f_{s}}\right)^{3.5} \leq \frac{V_{REF}}{2^{16}} \rightarrow \left(\frac{f_{B}}{f_{s}}\right)^{3.5} \leq \frac{\sqrt{42}}{\pi^{3}2^{17}} = 1.5946 \times 10^{-6} \rightarrow \frac{f_{B}}{f_{s}} \leq 0.0221 \\ & \vdots & \boxed{\frac{f_{s}}{f_{B}} = \text{OSR} \geq 45.33} \\ \text{(c.)} & n_{0} = \frac{V_{REF}}{2^{3}\sqrt{12}} \frac{\pi^{3}}{\sqrt{5}} \left(\frac{2f_{B}}{f_{s}}\right)^{2.5} \leq \frac{V_{REF}}{2^{16}} \rightarrow \left(\frac{f_{B}}{f_{s}}\right)^{2.5} \leq \frac{\sqrt{30}}{\pi^{2}2^{15}} = 1.6936 \times 10^{-5} \rightarrow \frac{f_{B}}{f_{s}} \leq 0.0123 \\ & \vdots & \boxed{\frac{f_{s}}{f_{B}} = \text{OSR} \geq 81.00} \end{array}$$

A second-order oversampled modulator is shown below. (a.) Find the noise transfer function, Y(z)/Q(z). (b.) Assume that the quantizer noise spectral density of a 1-bit  $\Sigma$ - $\Delta$  modulator (not necessarily the one shown below) is

$$|N(f)| = \frac{2V_{REF}}{\sqrt{12}} \sqrt{\frac{2}{f_s}} \sin^2\left(\frac{\omega}{2f_s}\right)$$

where  $f_s = 10$ MHz and is the sampling frequency. Find the maximum signal bandwidth,  $f_B$ , in Hz if the  $\Sigma$ - $\Delta$  modulator is used in a 16-bit oversampled analog-to-digital converter.



<u>Solution</u>

Find an expression for the output,  $Y_o(z)$ , in terms of the input, X(z), and the quantization noise sources,  $Q_1(z)$  and  $Q_2(z)$ , for the multi-stage  $\Sigma$ - $\Delta$  modulator shown in Fig. P10.9-7. What is the order of this modulator?



**Solution** 

First, find  $Y_1(z)$  and  $Y_2(z)$ .

$$\begin{split} \underline{Y_1(z)} &= \underline{Q_1}(z) + \frac{1}{1-z^{-1}} \underline{[X(z) - z^{-1}Y_1(z)]} = \underline{Q_1}(z) + \frac{X(z)}{1-z^{-1}} - \frac{z^{-1}Y_1(z)}{1-z^{-1}} \\ Y_1(z) \begin{bmatrix} 1 + \frac{z^{-1}}{1-z^{-1}} \end{bmatrix} &= \underline{Q_1}(z) + \frac{X(z)}{1-z^{-1}} \implies Y_1(z) = (1-z^{-1})\underline{Q_1}(z) + X(z) \\ Y_2(z) &= \underline{Q_1}(z) + \frac{1}{1-z^{-1}} \begin{bmatrix} -z^{-1}Y_2(z) - z^{-1}Y_1(z) + \frac{z^{-1}}{1-z^{-1}} [X(z) - z^{-1}Y_1(z)] \end{bmatrix} \\ Y_2(z) \begin{bmatrix} 1 + \frac{z^{-1}}{1-z^{-1}} \end{bmatrix} &= \underline{Q_2}(z) + \frac{z^{-1}X(z)}{(1-z^{-1})^2} - \frac{z^{-2}Y_1(z)}{(1-z^{-1})^2} - \frac{z^{-1}Y_1(z)}{1-z^{-1}} \\ Y_2(z) &= (1-z^{-1})\underline{Q_2}(z) + \frac{z^{-1}X(z)}{1-z^{-1}} - Y_1(z) \begin{bmatrix} z^{-1} + \frac{z^{-2}}{1-z^{-1}} \end{bmatrix} \\ Y_2(z) &= (1-z^{-1})\underline{Q_2}(z) + \frac{z^{-1}X(z)}{1-z^{-1}} - \frac{z^{-1}Y_1(z)}{1-z^{-1}} \\ \vdots &= z^{-1}(1-z^{-1})\underline{Q_1}(z) + z^{-1}X(z) + (1-z^{-1})^2\underline{Q_2}(z) + z^{-1}X(z) - z^{-1}Y_1(z) \\ &= z^{-1}(1-z^{-1})\underline{Q_1}(z) + z^{-1}X(z) + (1-z^{-1})^2\underline{Q_2}(z) + z^{-1}X(z) - z^{-1}(1-z^{-1})\underline{Q_1}(z) - z^{-1}X(z) \\ \hline \\ \hline Y_0(z) &= z^{-1}X(z) + (1-z^{-1})^2\underline{Q_2}(z) \end{bmatrix}$$

Therefore, the modulator is second-order.

Two  $\Delta\Sigma$  first-order modulators are multiplexed as shown below.  $\Delta\Sigma_1$  provides its 1-bit quantizer output during clock phase  $\phi_1$  and  $\Delta\Sigma_2$  provides its 1-bit quantizer output during clock phase  $\phi_2$  where  $\phi_1$  and  $\phi_2$  are nonoverlapping clocks. The noise,  $n_o$ , of a general L-loop  $\Delta\Sigma$  modulator is

$$n_o = \frac{\Delta}{\sqrt{12}} \frac{\pi^L}{\sqrt{2L+1}} \left(\frac{2f_B}{f_S}\right)^{L+0.5}$$

(a.) Assume that the quantization level for each quantizer is  $\Delta = 0.5V_{REF}$  and find the dynamic range in dB that would result if the clock frequency is 100MHz and the bandwidth of the resulting ADC is 1MHz.

(b.) What would the dynamic range be in dB if the quantizers are 2-bit?

## Solution:

(a.) If the  $\Delta\Sigma_1$  modulator outputs a pulse during  $\phi_1$  and the  $\Delta\Sigma_2$  modulator outputs a pulse during  $\phi_2$ , then two samples occur in 10 ns which is effectively an output pulse rate of  $200 \times 10^6$  pulses/sec which corresponds to a sampling rate of 200MHz. Therefore,

$$n_o = \frac{V_{REF}}{2\sqrt{12}} \frac{\pi}{\sqrt{3}} \left(\frac{2 \cdot 100 \text{MHz}}{200 \text{MHz}}\right)^{1.5} = 261.8 \times 10^{-6} V_{REF}$$
  
$$\therefore \qquad \frac{V_{REF}}{n_o} = \frac{10^6}{261.8} = 3819.72 \qquad \Rightarrow \qquad \text{Dynamic Range} = 71.64 \text{ dB} (11.94 \text{bits})$$

(b.) A two-bit quantizer gives  $\Delta = V_{REF}/4$ .

$$\therefore \qquad n_o = \frac{V_{REF}}{4\sqrt{12}} \frac{\pi}{\sqrt{3}} \left(\frac{2 \cdot 100 \text{MHz}}{200 \text{MHz}}\right)^{1.5} = 130.9 \text{x} 10^{-6} V_{REF}$$
$$\frac{V_{REF}}{n_o} = \frac{10^6}{130.9} = 7,639.4 \qquad \Rightarrow \qquad \text{Dynamic Range} = 77.64 \text{ dB} (12.94 \text{bits})$$

Because  $n_o$  is in rms volts, it is consistent to divide  $V_{REF}$  by  $2\sqrt{2}$  to get

(a.) 
$$\frac{V_{REF}/2\sqrt{2}}{n_o} = \frac{3819.72}{2\sqrt{2}} = 1350.47 \rightarrow 62.61 \text{ dB}$$

(b.) 
$$\frac{V_{REF}/2\sqrt{2}}{n_o} = \frac{7639.4}{2\sqrt{2}} = 2700.9 \rightarrow 68.61 \text{ dB}$$

A first-order, 1-bit, bandpass,  $\Delta\Sigma$ modulator is shown in Fig. P10.9-9. Find the modulation noise spectral density, N(f), and integrate the square of the magnitude of N(f) over the bandwidth of interest (f<sub>1</sub> to f<sub>2</sub>) and find an expression for the noise power, n<sub>o</sub>(f), in the bandwidth of interest in terms of  $\Delta$ and the oversampling factor M where M = f<sub>s</sub>/(2f<sub>B</sub>). What is the value of f<sub>B</sub> for a 14 bit analog-to-digital converter using this modulator if the sampling frequency, f<sub>s</sub>, is 10MHz?

<u>Solution</u>

$$\begin{split} &Y(z) = Q(z) + \frac{1}{1+z^{-2}} [X(z) + z^{-2}Y(z)] = Q(z) + \frac{X(z)}{1+z^{-2}} + \frac{z^{-2}Y(z)}{1+z^{-2}} \to Y(z) = (1+z^{-2})Q(z) + X(z) \\ &N(z) = Y(z)_{X(z)=0}^{-1} = (1+z^{-2})Q(z) \longrightarrow N(f) = N(e^{j\omega T}) = (1+e^{-2\omega T})Q(f) \\ &N(f) = \frac{e^{j\omega T}}{e^{j\omega T}} (1+e^{-2\omega T})Q(f) = \frac{e^{j\omega T} + e^{-j\omega T}}{e^{j\omega T}} Q(f) = \frac{2\cos(\omega T)}{e^{j\omega T}} \frac{\Delta}{\sqrt{6f_s}} = \frac{4\Delta}{\sqrt{6f_s}} \cos(\omega T) e^{-j\omega T} \\ &n_o^2(f) = \int_{f_1}^{f_2} |N(f|)|^2 df = \int_{f_1}^{f_2} \frac{4\Delta^2}{f_s} \cos^2(\omega T) df = \frac{\Delta^2}{3f_s} \int_{f_1}^{f_2} (1+\cos(2\omega T)) df \\ &= \frac{\Delta^2}{3f_s} \int_{f_1}^{f_2} df + \frac{\Delta^2}{3f_s} \int_{f_1}^{c} \cos\left(\frac{4\pi f}{f_s}\right) df = \frac{\Delta^2}{3f_s} (f_2 \cdot f_1) + \frac{\Delta^2}{3f_s} \left[\frac{f_s}{4\pi} \sin\left(\frac{4\pi f}{f_s}\right)\right]_{f_1}^{f_2} \\ &= \frac{\Delta^2}{3f_s} f_B + \frac{\Delta^2}{12\pi} \left[\sin\left(\frac{4\pi f_2}{f_s}\right) - \sin\left(\frac{4\pi f_1}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B + \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\sin\left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B + \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\sin\left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B + \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\sin\left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{12\pi} \left[\cos(\pi) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right) = \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right)\right] \\ \\ &= \frac{\Delta^2}{3f_s} f_B - \frac{\Delta^2}{3f_s} \left(\frac{2\pi f_B}{f_s}\right) = \frac{\Delta^2}{3f_$$

A first-order, 1-bit, bandpass, delta-sigma modulator is shown. Find the modulation noise spectral density, N(f), and integrate the square of the magnitude of N(f) over the bandwidth of interest  $(f_1 \text{ to } f_2)$  and find an expression for the noise power,  $n_o(f)$ , in the bandwidth of interest in terms of  $\Delta$  and the oversampling factor M where  $M = f_s/(2f_B)$ . What is the value of  $f_B$  for a 12 bit analog-to-digital converter using this modulator if the sampling frequency,  $f_s$ , is 100MHz? Assume that  $f_s=4f_o$  and  $f_B << f_o$ .



### **Solution**

To find the noise transfer function, set X(z) = 0 and solve for Y(z). The transfer function for the dashed box is

$$O(z) = z^{-1}[I(z) - z^{-1}O(z)] \rightarrow \frac{O(z)}{I(z)} = \frac{z^{-1}}{1 - z^{-2}} \quad \therefore \quad Y(z) = Q(z) + \frac{z^{-2}}{1 + z^{-2}} Y(z)$$
  
or 
$$Y(z) \left[ 1 - \frac{z^{-2}}{1 + z^{-2}} \right] = Q(z) \quad \Rightarrow \quad Y(z) [1 + z^{-2} - z^{-2}] = [1 + z^{-2}]Q(z) \quad \Rightarrow \quad Y(z) = [1 + z^{-2}]Q(z)$$

$$\therefore \qquad N(z) = (1+z^{-2})Q(z) \rightarrow N(\varepsilon^{j\omega T}) = (1+e^{-j2\omega T})Q(f) = \frac{e^{j\omega T} + e^{-j\omega T}}{e^{j\omega T}}Q(f)$$

Substituting for Q(f) gives  $N(f) = \frac{2\Delta}{\sqrt{6f_s}} \cos(\omega T) e^{-j\omega T}$ 

$$\begin{split} n_o^{-2}(f) &= \int_{f_2}^{f_1} |N(f)|^2 df = \int_{f_2}^{f_1} \frac{4\Delta}{6f_s} \cos^2(\omega T) \ e^{-j\omega T} \ df = \frac{\Delta^2}{3f_s} \int_{f_2}^{f_1} [1 + \cos 2\omega T] df \\ &= \frac{\Delta^2}{3f_s} \int_{f_2}^{f_1} df + \frac{\Delta^2}{3f_s} \int_{f_2}^{f_1} \cos\left(\frac{4\pi f}{f_s}\right) df = \frac{\Delta^2}{3f_s} (f_2 - f_1) + \frac{\Delta^2}{12\pi} \left[\sin\left(\frac{4\pi f_2}{f_s}\right) - \sin\left(\frac{4\pi f_1}{f_s}\right)\right] \\ &= \frac{\Delta^2}{3f_s} f_B + \frac{\Delta^2}{12\pi} \left[2\cos\left(\frac{4\pi}{f_s}\right) \left(\frac{f_2 + f_1}{2}\right) \sin\left(\frac{2\pi}{f_s}\right) (f_2 - f_1)\right] = \frac{\Delta^2 f_B}{3f_s} + \frac{\Delta^2}{6\pi} \left[\cos\left(\frac{4\pi f_o}{f_s}\right) \sin\left(\frac{2\pi f_B}{f_s}\right)\right] \\ &\therefore \ n_o^2(f) \approx \frac{\Delta^2 f_B}{3f_s} - \frac{\Delta^2}{6\pi} \left[\frac{2\pi f_B}{f_s} - \frac{1}{6} \left(\frac{2\pi f_B}{f_s}\right) + \cdots\right] \Rightarrow \left[n_o^2(f) = \frac{\Delta^2 \pi^2}{36} \left(\frac{2f_B}{f_s}\right)^3 = \left(\frac{\Delta\pi}{6}\right)^2 \frac{1}{M^3}\right] \\ n_o(f) = \frac{\Delta\pi}{6} \frac{1}{M^{3/2}} \le \frac{\Delta}{2^{13}} \rightarrow \frac{2f_B}{f_s} \le \left(\frac{6}{2^{13}\pi}\right)^{2/3} = 0.006013 \rightarrow \overline{f_B} \le 189 \,\mathrm{kHz} \end{split}$$